dwa 105
Abstract: 000D CFS-206
Text: Preliminary Information 2-Wire RTC X1242 16k 2k x 8 Real Time Clock/Calendar/Alarms/CPU Supervisor with EEPROM FEATURES DESCRIPTION • • • • The X1242 is a Real Time Clock with calendar/CPU supervisor circuits and two polled alarms. The dual port
|
Original
|
X1242
X1242
250ms)
--400kHz
dwa 105
000D
CFS-206
|
PDF
|
93C61
Abstract: transistor a1024 AK93C61AV a1024 AK93C61A
Text: ASAHI KASEI [AK93C41A/51A/61A] AK93C41A / 51A / 61A 0.9V operation 1K / 2K / 4Kbit Serial CMOS EEPROM Features ADVANCED CMOS EEPROM TECHNOLOGY Preliminary LOW VCC OPERATION ∙∙∙ Vcc = 0.9V ~ 3.6V AK93C41A x x x 1024 bits, 64x16 organization
|
Original
|
AK93C41A/51A/61A]
AK93C41A
AK93C41A
AK93C51A
AK93C61A
AK93C51A/61A
93C61
transistor a1024
AK93C61AV
a1024
AK93C61A
|
PDF
|
TMP97CW42AF
Abstract: TMP90PM40F TMP91C640N TMP90PM40N TMP90C841AN TMP88PM21AF tmp90ch42df TMP90CM37F TMP91CW18F TMP94FU81F
Text: マイクロコンピュータおよび周辺用LSI 4ビットマイクロコントローラ●14 8ビットマイクロコントローラ●18 16ビットマイクロコントローラ●24 開発システム製品一覧表●30 64ビットRISCプロセッサ●58
|
Original
|
TMP47C101P/M
TMP47C102P/M
TMP47C103N/M
TMP47E186M
TMP47E187M
TMP47C201P/M
TMP47C202P/M
TMP47C203N/M
TMP47C206P/M
TMP47C241N/M
TMP97CW42AF
TMP90PM40F
TMP91C640N
TMP90PM40N
TMP90C841AN
TMP88PM21AF
tmp90ch42df
TMP90CM37F
TMP91CW18F
TMP94FU81F
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XR17C154 xr 5V PCI BUS QUAD UART NOVEMBER 2004 REV. 1.3.1 GENERAL DESCRIPTION The XR17C1541 154 is a quad PCI Bus Universal Asynchronous Receiver and Transmitter (UART) with same package and pin-out as the Exar XR17x158 octal UARTs. The device is designed to meet today’s
|
Original
|
XR17C154
XR17C1541
XR17x158
32-bit
16C550
|
PDF
|
MA2180
Abstract: intel socket 423 pin assignments
Text: 64Mx72 bits PC100 SDRAM Registered DIMM with PLL, based on 64Mx4 SDRAM with LVTTL, 4 banks & 8K Refresh HYM72V64C756B L T4 Series DESCRIPTION The HYM72V64C756B(L)T4 -Series are high speed 3.3-Volt synchronous dynamic RAM Modules composed of eighteen 64Mx4 bit Synchronous DRAMs in 54-pin TSOPII, two 48-pin SOP Register Buffers, one 24-pin SOP PLL and 8-pin
|
Original
|
64Mx72
PC100
64Mx4
HYM72V64C756B
54-pin
48-pin
24-pin
168-pin
MA2180
intel socket 423 pin assignments
|
PDF
|
avr 328
Abstract: 2490F M103C
Text: Features • High-performance, Low-power AVR 8-bit Microcontroller • Advanced RISC Architecture • • • • • • • – 130 Powerful Instructions – Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers + Peripheral Control Registers
|
Original
|
2490F
avr 328
M103C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M377S2858AT2 SDRAM MODULE Revision History Revision 0.1 April 29, 2000 - Added the description of " Staktek’s stacking technology is Samsung’s stacking technology of choice." Rev. 0.1 Apr. 2000 M377S2858AT2 SDRAM MODULE M377S2858AT2 SDRAM DIMM (Intel 1.1 ver. Base)
|
Original
|
M377S2858AT2
M377S2858AT2
128Mx72
128Mx4,
128Mx4
400mil
18-bits
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M464S0424ETS PC133/PC100 SODIMM M464S0424ETS SDRAM SODIMM 4Mx64 SDRAM SODIMM based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD GENERAL DESCRIPTION FEATURE The Samsung M464S0424ETS is a 4M bit x 64 Synchronous • Performance range Dynamic RAM high density memory module. The Samsung
|
Original
|
M464S0424ETS
PC133/PC100
M464S0424ETS
4Mx64
4Mx16,
400mil
144-pin
|
PDF
|
XR17D1541
Abstract: No abstract text available
Text: xr XR17D154 UNIVERSAL 3.3V AND 5V PCI BUS QUAD UART NOVEMBER 2004 REV. 1.2.1 GENERAL DESCRIPTION FEATURES The XR17D1541 (D154) is a quad PCI Bus Universal Asynchronous Receiver and Transmitter (UART) with same package and pin-out as the Exar XR17C158, XR17D158 and XR17C154. The device is designed
|
Original
|
XR17D154
XR17D1541
XR17C158,
XR17D158
XR17C154.
32-bit
16C550
XR17D1541
|
PDF
|
Untitled
Abstract: No abstract text available
Text: XR17V352 HIGH PERFORMANCE DUAL PCI EXPRESS UART APRIL 2011 REV. 1.0.2 GENERAL DESCRIPTION FEATURES The XR17V3521 V352 is a single chip 2-channel PCI Express (PCIe) UART (Universal Asynchronous Receiver and Transmitter), optimized for higher performance and lower power. The V352 serves as a
|
Original
|
XR17V352
XR17V3521
16-bit
256-bytes
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TUSB3200A USB Streaming Controller STC Data Manual 2001 Digital Speaker Department SLES018 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue
|
Original
|
TUSB3200A
SLES018
|
PDF
|
104-Plus
Abstract: No abstract text available
Text: áç XR17D152 UNIVERSAL 3.3V AND 5V PCI BUS DUAL UART JUNE 2004 REV. 1.2.0 FEATURES GENERAL DESCRIPTION The XR17D1521 (D152) is a monolithic dual PCI Bus Universal Asynchronous Receiver and Transmitter (UART) in Exar’s PCI Bus UART family. The device is
|
Original
|
XR17D152
XR17D1521
32-bit
16C550
31-Jul-09
104-Plus
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SM320F2810-EP, SM320F2811-EP, SM320F2812-EP SM320C2810-EP, SM320C2811-EP, SM320C2812-EP Digital Signal Processors Data Manual Literature Number: SGUS051A March 2004 − Revised October 2004 This document contains information on products in more than one phase of
|
Original
|
SM320F2810-EP,
SM320F2811-EP,
SM320F2812-EP
SM320C2810-EP,
SM320C2811-EP,
SM320C2812-EP
SGUS051A
S-PQFP-G176)
MO-136
|
PDF
|
HB52R329E2-B6
Abstract: Hitachi DSA00164 Nippon capacitors
Text: HB52R329E2-B6 256 MB Registered SDRAM DIMM 32-Mword x 72-bit, 100 MHz Memory Bus, 2-Bank Module 36 pcs of 16 M × 4 Components PC/100 SDRAM ADE-203-894A (Z) Rev. 1.0 July 15, 1998 Description The HB52R329E2 belongs to 8-byte DIMM (Dual In-line Memory Module) family, and has been
|
Original
|
HB52R329E2-B6
32-Mword
72-bit,
PC/100
ADE-203-894A
HB52R329E2
64-Mbit
HM5264405TB)
HB52R329E2-B6
Hitachi DSA00164
Nippon capacitors
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: PCI7621/PCI7611/PCI7421/PCI7411 Dual/Single Socket CardBus and UltraMedia Controller With Integrated 1394aĆ2000 OHCI TwoĆPort PHY/LinkĆLayer Controller With Dedicated Flash Media Socket Data Manual June 2004 Connectivity Solutions SCPS081 IMPORTANT NOTICE
|
Original
|
PCI7621/PCI7611/PCI7421/PCI7411
1394a2000
SCPS081
|
PDF
|
TMS320C6455 rapid io
Abstract: SPRAAA8
Text: TMS320C6455 Fixed-Point Digital Signal Processor www.ti.com SPRS276A – MAY 2005 – REVISED JULY 2005 TMS320C6455 Fixed-Point Digital Signal Processor 1.1 • • • • • • • • • Features High-Performance Fixed-Point DSP C6455 – 1.39-, 1.17-, 1-ns Instruction Cycle Time
|
Original
|
TMS320C6455
SPRS276A
125-Gbps
32-/16-Bit
32-Bit/66-MHz,
TMS320C6455 rapid io
SPRAAA8
|
PDF
|
SI3016
Abstract: No abstract text available
Text: TMS320C54V90 EMBEDDED V.90 MODEM DSP SPRS165F − JULY 2001 − REVISED OCTOBER 2003 D Provides Two-Chip Modem Solution D Data Rates from 300 bps to 56 Kbps D Data Modulation Standards D V.90, V.34, V.32bis, V.32, V.22bis, V.22, V.23, V.21 and V.23 Reversible Minitel , Bell 212,
|
Original
|
TMS320C54V90
SPRS165F
32bis,
22bis,
27ter
42bis
SI3016
|
PDF
|
TMS320C2
Abstract: No abstract text available
Text: SMJ320F240 DSP CONTROLLER SGUS029C − APRIL 1999 − REVISED SEPTEMBER 2004 D Processed to MIL-PRF-38535 QML D High-Performance Static CMOS Technology D Includes the T320C2xLP Core CPU D D − Object Compatible With the TMS320C2xx Family − Source Code Compatible With
|
Original
|
SMJ320F240
SGUS029C
MIL-PRF-38535
T320C2xLP
TMS320C2xx
SMJ320C25
SMJ320C50
50-ns
16-Bit
TMS320C2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320F240 DSP CONTROLLER SPRS042E – OCTOBER 1996 – REVISED NOVEMBER 2002 D High-Performance Static CMOS Technology D Includes the T320C2xLP Core CPU D D D – Object Compatible With the TMS320C2xx – Source Code Compatible With TMS320C25 – Upwardly Compatible With TMS320C5x
|
Original
|
TMS320F240
SPRS042E
T320C2xLP
TMS320C2xx
TMS320C25
TMS320C5x
132-Pin
50-ns
16-Bit
|
PDF
|
7855PP4
Abstract: 7855PP6 625-Pin hifn lzs hifn mppc lempel-ziv-stac 7855S
Text: 7855 Network Security Processor Device Specification Hifn Confidential DE-0009-03, September 24, 2008, Hi/fn , Inc. All rights reserved. 09/08 No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the written permission of Hi/fn, Inc. “Hifn”
|
Original
|
DE-0009-03,
DE-0009-03
50KHz.
7855PP4
7855PP6
625-Pin
hifn lzs
hifn mppc
lempel-ziv-stac
7855S
|
PDF
|
A1051
Abstract: No abstract text available
Text: TMS27C291, TMS27C292 16.384-BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORIES TMS27PC291 16,384-BIT PROGRAMMABLE READ-ONLY MEMORY SEPTEM BER 1986 —REVISED APRIL 1988 Organization . . . 2K x 8 J AND N PA C KA G E Pin Compatible with Existing 2K x 8 Bipolar/High-Speed CM OS EPROMs
|
OCR Scan
|
TMS27C291,
TMS27C292
384-BIT
TMS27PC291
27C/PC291-3
27C/PC291
27C/PC291-5
27C/PC291-35
27C/PC291-45
A1051
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TL16PNP100A STANDALONE PLUG-AND-PLAY PnP CONTROLLER SLLS200B - MARCH 1995 - REVISED MARCH 1996 PnP Card Autoconfiguration Sequence Compliant Supports TVvo Logical Devices Decodes 10-Bit I/O Address Location With Programmable 1-, 2-, 4-, 8-, 16-Byte Block
|
OCR Scan
|
TL16PNP100A
SLLS200B
10-Bit
16-Byte
ST93C56/66
44-Pin
48-Pin
i--11
h--11
16-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: J t/i Te x a s DS80PCI402 ▼ In s t r u m e n t s 2.5 Gbps / 5.0 Gbps / 8.0 Gbps 4 Lane PCI Express Repeater with Equalization and De-Emphasis General Description The DS80PCI402 is a low power, 4 lane repeater with 4-stage input equalization, and output de-emphasis driver to enhance
|
OCR Scan
|
DS80PCI402
DS80PCI402
|
PDF
|