vco 27MHz
Abstract: GO1525 GS7060 GS7062 dvbasi
Text: GS7062 DVB-ASI Serializer PRODUCT BRIEF DESCRIPTION • full DVB-ASI support The GS7062 is a DVB-ASI serializer. When used in conjunction with the GO1525 voltage controlled oscillator a DVB-ASI transmit solution can be realized. • 8b/10b coding • K28.5 sync word insertion
|
Original
|
GS7062
GS7062
GO1525
8b/10b
27MHz
GS7060
56-pin
vco 27MHz
GS7060
dvbasi
|
PDF
|
k 2996
Abstract: LT505 PLID resistor 240 3y3 transistor
Text: Low Current, Peak Limiting Class A Amplifier LT505 DATA SHEET FEATURES DESCRIPTION • amplifier current typically 53 µA The LT505 is a low current, low voltage monolithic integrated circuit amplifier. It is comprised of an operational amplifier driving a single transistor class A output stage with open
|
Original
|
LT505
C-101,
k 2996
PLID
resistor 240
3y3 transistor
|
PDF
|
Hitachi DSA002744
Abstract: No abstract text available
Text: HD74ALVC162244 16-bit Buffer / Driver with 3-state Outputs ADE-205-204 Z Preliminary, 1st. Edition January 1998 Description The HD74ALVC162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used
|
Original
|
HD74ALVC162244
16-bit
ADE-205-204
HD74ALVC162244
D-85622
Hitachi DSA002744
|
PDF
|
Hitachi DSA002744
Abstract: No abstract text available
Text: HD74ALVCH16244 16-bit Buffers / Drivers with 3-state Outputs ADE-205-133B Z 3rd. Edition July 1997 Description The HD74ALVCH16244 is designed specifically to improve both the performance and density of three state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can
|
Original
|
HD74ALVCH16244
16-bit
ADE-205-133B
HD74ALVCH16244
D-85622
Hitachi DSA002744
|
PDF
|
HD74ALVC162244
Abstract: Hitachi DSA0015
Text: HD74ALVC162244 16-bit Buffer / Driver with 3-state Outputs ADE-205-204 Z Preliminary 1st. Edition January 1998 Description The HD74ALVC162244 is designed specifically to improve both the performance and density of 3state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device
|
Original
|
HD74ALVC162244
16-bit
ADE-205-204
HD74ALVC162244
D-85622
Hitachi DSA0015
|
PDF
|
HD74ALVCH16244
Abstract: Hitachi DSA00226
Text: HD74ALVCH16244 16-bit Buffers / Drivers with 3-state Outputs ADE-205-133C Z 4th. Edition December 1999 Description The HD74ALVCH16244 is designed specifically to improve both the performance and density of three state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be
|
Original
|
HD74ALVCH16244
16-bit
ADE-205-133C
HD74ALVCH16244
Hitachi DSA00226
|
PDF
|
Hitachi DSA002744
Abstract: No abstract text available
Text: HD74ALVCH162244 16-bit Buffers / Drivers with 3-state Outputs ADE-205-173A Z Preliminary 2nd. Edition January 1998 Description The HD74ALVCH162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be
|
Original
|
HD74ALVCH162244
16-bit
ADE-205-173A
HD74ALVCH162244
D-85622
Hitachi DSA002744
|
PDF
|
GS1540
Abstract: GS1515 GS1522 GS1545
Text: HD-LINX Optimizing PLL in Noisy Environments INFORMATION NOTE BUILT-IN DIAGNOSTIC FEATURES The GS1515 HDTV Reclocker, GS1522 HDTV Serializer, GS1540 Non-Equalizing Receiver, and GS1545 Equalizing Receiver are high performance, low power PLL based integrated circuits for HD-SDI Transmit and Receive
|
Original
|
GS1515
GS1522
GS1540
GS1545
GS1515,
GS1522,
GS1540,
|
PDF
|
HD74ALVCH162244
Abstract: Hitachi DSA00226
Text: HD74ALVCH162244 16-bit Buffers / Drivers with 3-state Outputs ADE-205-173A Z Preliminary 2nd. Edition January 1998 Description The HD74ALVCH162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used
|
Original
|
HD74ALVCH162244
16-bit
ADE-205-173A
HD74ALVCH162244
Hitachi DSA00226
|
PDF
|
ic for hearing aid
Abstract: circuit diagram of digital hearing aid ELECTRONIC circuit diagram of digital hearing aid circuit diagram of hearing aid hearing aid chip Hearing Aid Circuit Diagram 12MIS GT560 GENNUM analog hearing aid LC549
Text: Digitally Controlled Transconductance Block GT560 DATA SHEET FEATURES CIRCUIT DESCRIPTION • 1.0 to 5 V DC supply voltage The GT560 is a low voltage transconductance block which can be used as an electronic volume control. The transconductance element consists of two diodes back-toback, whose impedance is varied by changing the amount of
|
Original
|
GT560
C-101,
ic for hearing aid
circuit diagram of digital hearing aid
ELECTRONIC circuit diagram of digital hearing aid
circuit diagram of hearing aid
hearing aid chip
Hearing Aid Circuit Diagram
12MIS
GENNUM analog hearing aid
LC549
|
PDF
|
transistor c101
Abstract: pspice model GS9007 R840 GENNUM 14 PIN
Text: Pspice Model of GS9007 Cable Driver Output APPLICATION NOTE INTRODUCTION This application note describes a Pspice® model of the output of the GENLINX GS9007 cable driver. The model is intended to assist the designer in using the GS9007 as a transmission
|
Original
|
GS9007
GS9007
800mV
C-101,
transistor c101
pspice model
R840
GENNUM 14 PIN
|
PDF
|
HD74ALVC162244
Abstract: Hitachi DSA00226
Text: HD74ALVC162244 16-bit Buffer / Driver with 3-state Outputs ADE-205-204 Z Preliminary 1st. Edition January 1998 Description The HD74ALVC162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used
|
Original
|
HD74ALVC162244
16-bit
ADE-205-204
HD74ALVC162244
Hitachi DSA00226
|
PDF
|
CDC318A
Abstract: No abstract text available
Text: CDC318A 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS614 – SEPTEMBER 1998 D D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
CDC318A
18-LINE
SCAS614
1-to-18
100-MHz
MIL-STD-883,
48-Pin
CDC318A
|
PDF
|
rx6a
Abstract: RD5A RD5B rx6b 3RP10 HDR40RAM RX9b RD6A RD6B RD11A
Text: AD9860: DUT Left/Right Symbolic DNI C23 0⍀ J5 R103 OP184 0⍀ R102 1 N1 –IN 2 4 –V 7 +V 5 N2 +IN 3 6 OUT U11 U11 5VA JP78 JP77 JP76 1 DNI 5VA 3 C19 2 0.1F 0⍀ AVDD_DAC R27 0⍀ R101 DNI DNI + C6 10F 10V TxN_B TxP_B TxP_A TxN_A 4.02k⍀ C96 0.1F
|
Original
|
AD9860:
OP184
rx6a
RD5A
RD5B
rx6b
3RP10
HDR40RAM
RX9b
RD6A
RD6B
RD11A
|
PDF
|
|
|
CDC318
Abstract: No abstract text available
Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
CDC318
18-LINE
SCAS587B
1-to-18
MIL-STD-883,
48-Pin
CDC318
|
PDF
|
CDC318
Abstract: No abstract text available
Text: CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998 D D D D D D D D D DL PACKAGE TOP VIEW High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps
|
Original
|
CDC318
18-LINE
SCAS587B
1-to-18
MIL-STD-883,
48-Pin
CDC318
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALV C162244 16-bit Buffer / Driver with 3-state Outputs HITACHI ADE-205-204 Z Preliminary, 1st. Edition January 1998 Description The HD74ALVC162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used
|
OCR Scan
|
HD74ALV
C162244
16-bit
ADE-205-204
HD74ALVC162244
TTP-48DC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALV CH162244 16-bit Buffers / Drivers with 3-state Outputs HITACHI ADE-205-173 Z Preliminary, 1st. Edition December 1996 Description The HD74ALVCH162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be used
|
OCR Scan
|
HD74ALV
CH162244
16-bit
ADE-205-173
HD74ALVCH162244
HD74AL
TTP-48DC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: HD74ALV CH16244 16-bit Buffers / Drivers with 3-state Outputs HITACHI ADE-205-133A Z 2nd. Edition July 1996 Description The HD74ALVCH16244 is designed specifically to improve both the performance and density of three state memory address drivers, clock drivers, and bus oriented receivers and transmitters. The device can be
|
OCR Scan
|
HD74ALV
CH16244
16-bit
ADE-205-133A
HD74ALVCH16244
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74ALVC16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS JA N U A R Y 1993 Member of the Texas Instruments Widebus Family DGG OR DL PACKAGE TOP VIEW 1ÖE[ 1Y1 [ 2 1Y2 [ 3 Designed to Facilitate Incident Wave Switching for Line Impedances of 50 Q or Greater
|
OCR Scan
|
SN74ALVC16240
16-BIT
MIL-STD-883C,
JESD-17
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74ALVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS JANUARY 1993 Designed to Facilitate Incident Wave Switching for Line Impedances of 50 i l or Greater Typical Vqlp Output Ground Bounce < 0.8 V at Vcc = 3.3 V, Ta = 25°C Typical V qhv (Output V0 h Undershoot)
|
OCR Scan
|
SN74ALVC16244
16-BIT
MIL-STD-883C,
JESD-17
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: I I SN74ALVC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS250- JANUARY 1993- REVISED JANUARY 1994 DGQ OR DL PACKAGE TOP VIEW • Member of the Texas Instruments Widebus Family • EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process • Designed to Facilitate Incident-Wave
|
OCR Scan
|
SN74ALVC16244
16-BIT
SCAS250-
300-mil
|
PDF
|
2A337
Abstract: 74AC16244
Text: 54AC16244, 74AC16244 16-BIT BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS T I0180— 0 3 4 6 5 , MARCH 1990 54A C 16244 . . . WO PACKAGE 74AC16244 . . . DL PACKAGE Member of the Texas Instruments Widebus’* Family TOP VIEW Packaged in Shrink Small Outline 300-mil
|
OCR Scan
|
54AC16244,
74AC16244
16-BIT
I0180--
300-mil
380-mll
25-mil
500-mA
74AC16244
AC16244
2A337
|
PDF
|
SN74ALVC16240
Abstract: No abstract text available
Text: SN74ALVC16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS SCAS415 - JANUARY 1993 - REVISED MARCH 1994 Member of the Texas Instruments Wldebus Family EPIC ™ Enhanced-Performance Implanted CMOS Submicron Process Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Q
|
OCR Scan
|
SN74ALVC16240
16-BIT
SCAS415
300-mil
|
PDF
|
