54LVDS218 Search Results

54LVDS218 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet August 14, 2002 FEATURES INTRODUCTION q q q q q q q q q q q q The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 50MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 50MHz MIL-STD-883 50MHz, 48-lead	PDF
Untitled Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet June 24, 2002 FEATURES INTRODUCTION q q q q q 15 to 50MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The 54LVDS218 Deserializer converts the three LVDS data	Original	UT54LVDS218 50MHz 50MHz, 48-lead	PDF
Untitled Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet December, 2008 FEATURES INTRODUCTION ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ ̌ The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz, 525Mbps 75MHz	PDF
UT54LVDS218 Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet October 28, 2008 FEATURES INTRODUCTION The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz MIL-STD-883 48-lead	PDF
Untitled Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet September, 2006 FEATURES INTRODUCTION The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz MIL-STD-883 48-lead	PDF
LVDS218 Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet September 2002 FEATURES INTRODUCTION q q q q q q q q q q q q The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 50MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 50MHz MIL-STD-883 50MHz, 48-lead LVDS218	PDF
Untitled Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet December, 2008 FEATURES INTRODUCTION The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz MIL-STD-883 48-lead	PDF
5962 38535 Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet May 24, 2002 FEATURES INTRODUCTION q q q q q 15 to 50MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The 54LVDS218 Deserializer converts the three LVDS data	Original	UT54LVDS218 50MHz 50MHz, 48-lead 5962 38535	PDF
US transmitter receiver Abstract: 54LVDS218 UT54LVDS218 LVDS217 LVDS218 Text: Standard Products 54LVDS218 Deserializer Data Sheet October 2002 FEATURES INTRODUCTION q q q q q q q q q q q q The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 50MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 50MHz, 50MHz 48-lead US transmitter receiver 54LVDS218 LVDS217 LVDS218	PDF
54LVDS218 Abstract: UT54LVDS218 LVDS217 marking RAD Text: Standard Products 54LVDS218 Deserializer Data Sheet April, 2002 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max The 54LVDS218 Deserializer converts the three LVDS data	Original	UT54LVDS218 48-lead 54LVDS218 LVDS217 marking RAD	PDF
Untitled Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Advanced Data Sheet October 24, 2001 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max	Original	UT54LVDS218 48-lead	PDF
Untitled Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Advanced Data Sheet May 7, 2001 FEATURES INTRODUCTION q q q q q q q q q q q q q The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75 MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 MIL-STD-883	PDF
54LVDS218 Abstract: LVDS217 Text: Standard Products 54LVDS218 Deserializer Advanced Data Sheet February, 2002 FEATURES INTRODUCTION q q q q q 15 to 75 MHz shift clock support 50% duty cycle on receiver output clock Low power consumption Cold sparing all pins Power-down mode <200µW max	Original	UT54LVDS218 48-lead 54LVDS218 LVDS217	PDF
54LVDS218 Abstract: UT54LVDS218 lvds217 Aeroflex UTMC lvds receiver LVDS218 Text: Standard Products 54LVDS218 Deserializer Data Sheet December, 2008 FEATURES INTRODUCTION The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz, 525Mbps 75MHz 54LVDS218 lvds217 Aeroflex UTMC lvds receiver LVDS218	PDF

Aeroflex UTMC lvds receiver Abstract: No abstract text available Text: Standard Products 54LVDS218 Deserializer Data Sheet September 24, 2003 INTRODUCTION FEATURES The 54LVDS218 Deserializer converts the three LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 75MHz, 21 bits of TTL data are transmitted at a	Original	UT54LVDS218 75MHz MIL-STD-883 48-lead Aeroflex UTMC lvds receiver	PDF