55D400001 Search Results

55D400001 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
D012 Abstract: TM50S116T Text: TM50S116T SDRAM D escription The TM50S116T is organized as 2-bank x 524288-word x 16-bit 1Mx16 , fabricated with high performance CM OS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable	OCR Scan	TM50S116T 524288-word 16-bit 1Mx16) 400-mil 50-pin PC133/PC100 EOL-Sa50Q4 55D400001 D012	PDF

Catalog Datasheet

MFG & Type

Document Tags

PDF

D012

Abstract: TM50S116T
Text: TM50S116T SDRAM D escription The TM50S116T is organized as 2-bank x 524288-word x 16-bit 1Mx16 , fabricated with high performance CM OS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable

OCR Scan

TM50S116T 524288-word 16-bit 1Mx16) 400-mil 50-pin PC133/PC100 EOL-Sa50Q4 55D400001 D012

PDF