74LS73 Search Results

74LS73 Result Highlights (5)

Part	Manufacturer	Description
74LS73AP-E	Renesas Electronics Corporation	HD74LS Series
SN74LS73AN	Texas Instruments	Dual J-K Flip-Flops with Clear 14-PDIP 0 to 70
SN74LS73ANE4	Texas Instruments	Dual J-K Flip-Flops with Clear 14-PDIP 0 to 70
SN74LS73ADR	Texas Instruments	Dual J-K Flip-Flops with Clear 14-SOIC 0 to 70
SN74LS73AD	Texas Instruments	Dual J-K Flip-Flops with Clear 14-SOIC 0 to 70

74LS73 Price and Stock

Filter by Manufacturer


Texas Instruments SN74LS73ADR IC FF JK TYPE DUAL 1BIT 14SOIC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	SN74LS73ADR	Reel	2,500		2,500	1 - 10 - 100 - 1000 - 10000 $0.90696	Buy Now
Mouser Electronics	SN74LS73ADR		1,046			1 $1.8 10 $1.21 100 $1.08 1000 $0.94 10000 $0.855	Buy Now
onsemi DM74LS73AN IC FF JK TYPE DUAL 1BIT 14DIP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	DM74LS73AN				25	1 - 10 - 100 $0.562 1000 $0.562 10000 $0.562	Buy Now
Rochester Electronics LLC SN74LS73AD SN74LS73A DUAL J-K FLIP-FLOPS WI
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	SN74LS73AD	Bulk			237	1 - 10 - 100 - 1000 $1.27 10000 $1.27	Buy Now
Texas Instruments SN74LS73AD IC FF JK TYPE DUAL 1BIT 14SOIC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	SN74LS73AD	Tube			1	1 $2.35 10 $1.742 100 $1.4238 1000 $1.34428 10000 $1.34428	Buy Now
Bristol Electronics	SN74LS73AD		280			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Rochester Electronics	SN74LS73AD		15,353		1	1 $1.22 10 $1.22 100 $1.15 1000 $1.04 10000 $1.04	Buy Now
TME	SN74LS73AD		42		1	1 $1.7 10 $1.5 100 $1.3 1000 $1.3 10000 $1.3	Buy Now
Ameya Holding Limited	SN74LS73AD		1,000			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Texas Instruments SN74LS73ANE4 IC FF JK-TYPE DUAL 1BIT 14DIP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	SN74LS73ANE4	Tube			600	1 - 10 - 100 - 1000 $1.569 10000 $1.569	Buy Now
Mouser Electronics	SN74LS73ANE4		115			1 $2.53 10 $2.27 100 $1.82 1000 $1.24 10000 $1.11	Buy Now

Find more 74LS73 price and stock on Findchips.com

74LS73 Datasheets (15)

Part	Manufacturer	Description	Datasheet Type	PDF
74LS73	Fairchild Semiconductor	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs	Original	PDF
74LS73	Hitachi Semiconductor	Dual J-K Flip-Flops(with Clear)	Original	PDF
74LS73	Motorola	DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP	Original	PDF
74LS73	Texas Instruments	DUAL J-K FLIP-FLOPS WITH CLEAR	Original	PDF
74LS73	Fairchild Semiconductor	Full Line Condensed Catalogue 1977	Scan	PDF
74LS73	Raytheon	Dual J-K Negative-Edge-Triggered Flip-Flops	Scan	PDF
74LS73	Signetics	Dual J-K Flip-Flop	Scan	PDF
74LS73	Signetics	Dual J-K Flip-Flop	Scan	PDF
74LS73	Signetics	Integrated Circuits Catalogue 1978/79	Scan	PDF
74LS73A	Fairchild Semiconductor	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs	Original	PDF
74LS73A	Hitachi Semiconductor	Dual J-K Flip-Flops(with Clear)	Original	PDF
74LS73A	Texas Instruments	DUAL J-K FLIP-FLOPS WITH CLEAR	Original	PDF
74LS73DC	Fairchild Semiconductor	Dual JK Flip-Flop	Scan	PDF
74LS73FC	Fairchild Semiconductor	Dual JK Flip-Flop	Scan	PDF

74LS73PC	Fairchild Semiconductor	Dual JK Flip-Flop	Scan	PDF

74LS73 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
74LS73A Abstract: 751A-02 Text: SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may	Original	PDF	SN54/74LS73A SN54LS 74LS73A 751A-02
74LS73A Abstract: truth table NOT gate 74 751A-02 Text: SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may	Original	PDF	SN54/74LS73A SN54LS 74LS73A truth table NOT gate 74 751A-02
transistor NEC K2500 Abstract: nec k2500 NEC K2500 Transistor component NEC K2500 mosfet CD4558 cq met t3.15A 250V k2500 N-Channel MOSFET c5042f TO-92 78L05 voltage regulator pin configuration i ball 450 watt smps repairing Text: A merican Gaming and Electronics, Inc. represents over 200 vendors and carries thousands of items. This catalog is just a partial listing of our products. If for any reason, you do not see the item s you are searching for, please call your local sales representative. The sales	Original	PDF
k2645 Abstract: k4005 U664B mosfet k4005 MB8719 transistor mosfet k4004 SN16880N stk5392 STR451 BC417 Text: 1 BHIAB Electronics Du som söker besvärliga IC & transistorer, börja Ditt sökande hos oss – vi har fler typer på lager än man rimlingen kan begära av ett företag Denna utgåva visar lagerartiklar men tyvärr saknas priser och viss information Men uppdatering sker kontinuerligt	Original	PDF	MK135 MK136 MK137 MK138 MK139 MK140 Mk142 MK145 MK155 157kr k2645 k4005 U664B mosfet k4005 MB8719 transistor mosfet k4004 SN16880N stk5392 STR451 BC417
7473 JK flip flop Abstract: IC 74LS73 74LS73D 7473PC 74LS73 dual JK JK flip flop IC Flip-Flop 7473PC pin DIAGRAM OF IC 7473 74LS73 JK JK flip flop IC diagram Text: 73 CO NNECTIO N DIAGRAM PINOUT A •A /Â 54/7473 ^ /54H /74H 73 O f1014 I/54LS/74LS73 DUAL JK FLIP-FLOP With Separate Clears and Clocks) D E S C R IP TIO N — The ’73 and ’H73 dual JK master/slave flip -flop s have a separate clock fo r each flip -flop . Inputs to the master section are controlled	OCR Scan	PDF	f1014 I/54LS/74LS73 54/74H 54/74LS CLS73) 7473 JK flip flop IC 74LS73 74LS73D 7473PC 74LS73 dual JK JK flip flop IC Flip-Flop 7473PC pin DIAGRAM OF IC 7473 74LS73 JK JK flip flop IC diagram
Untitled Abstract: No abstract text available Text: GD54/74LS73A DUAL NEGATIVE EDGE-TRIGGERED MASTER-SALVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS Description Pin Configuration This device contains two independent negativeedge-triggered J-K flip-flops with complementary out puts. The J and K data is processed by the flip-flops	OCR Scan	PDF	GD54/74LS73A
M74LS107AP Abstract: 20-PIN M74LS73AP Text: M IT S U B IS H I LSTTLs M 74LS 73A P DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH R ESET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS73A P c o n ta in in g 2 J -K is a s em ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits	OCR Scan	PDF	M74LS73AP M74LS73AP 14-PIN 16-PIN 20-PIN M74LS107AP
pin diagram for IC 7473 Abstract: pin DIAGRAM OF IC 7473 74LS73D pin diagram of 7473 7473PC ic 7473 pin diagram IC 7473 fan out 74ls73 IC 74LS73 74LS73 dual JK Text: ' NATIONAL SENICOND {LOGIO DEE D \| b S D l l S E OOfc.3712 7 \| 73 r-¥ù-o7'0r CO N N ECTIO N DIAGRAM PIN O UT A 54/7473 54H/74H73 54LS/74LS73 DUAL JK FLIP-FLOP W ith S ep arate Clears and Clocks D ESC R IP TIO N — The ’73 and 'H73 dual J K master/slave flip-flops have a	OCR Scan	PDF	54H/74H73 54LS/74LS73 54/74H 54/74LS CLS73) pin diagram for IC 7473 pin DIAGRAM OF IC 7473 74LS73D pin diagram of 7473 7473PC ic 7473 pin diagram IC 7473 fan out 74ls73 IC 74LS73 74LS73 dual JK
74LS73 Abstract: pin diagram of 7473 74LS73 dual JK 74H73 7473 JK flip flop 7473 pin diagram 7473 Flip-Flop 7473 N7473F N7473N Text: 54/7473 54H/74H73 54LS/74LS73 LOGIC SYMBOL 14 — DESCRIPTION 12 1 -0 > C P J O 13 10 - IO — ¥ IO 3 — Q The Reset R d is an a syn ch ro n o u s active LO W input. W hen LOW, it ove rrides the C lock and data inpu ts fo rc in g the Q o u tp u t LO W and the Q o u tp u t HIGH.	OCR Scan	PDF	54H/74H73 54LS/74LS73 74H73 74LS73 54H/74H 54S/74S 54LS/74LS 74H73must pin diagram of 7473 74LS73 dual JK 7473 JK flip flop 7473 pin diagram 7473 Flip-Flop 7473 N7473F N7473N
74ls73 Abstract: 74LS73 dual JK 7473 dual JK 74 HCL 4 74ls731 HC 165 7473 HCT 7473 Text: - 68 - Dual JK -FFs with Clear 7473 1J 10 IQ GND 2K 2Q 2d 1 5 74LS73 0 7 X 9 X U - 7&1 (7473) 70/7 r - 7 o * tf-r j - r ' J - T ' i > 70 7 7 t - 9 •/ V h 'J a (74LS73) _IJ- — r n — t su i t h o ld 07']7 (N , L S f t i i )	OCR Scan	PDF	74LS73) 74ls73 74LS73 dual JK 7473 dual JK 74 HCL 4 74ls731 HC 165 7473 HCT 7473
pin diagram for IC 7473 Abstract: 7473PC ic 7473 pin diagram of 7473 pin DIAGRAM OF IC 7473 7473 pin diagram Flip-Flop 7473PC 74LS73 dual JK IC 74LS73 74LS73DC Text: 73 CONNECTION DIAGRAM PIN O U T A 54/7473 ^ , 54H /74H 73 o/IOti/ 1/54LS/74LS73 &/ / i ’ /3 DUAL JK FLIP-FLOP With Separate Clears and Clocks DESCRIPTION — The ’73 and ’H73 dual J K master/slave flip-flops have a separate clock for each flip-flop. Inputs to the master section are controlled	OCR Scan	PDF	/54H/74H73 1/54LS/74LS73 54/74H 54/74LS CLS73) pin diagram for IC 7473 7473PC ic 7473 pin diagram of 7473 pin DIAGRAM OF IC 7473 7473 pin diagram Flip-Flop 7473PC 74LS73 dual JK IC 74LS73 74LS73DC
74LS73A Abstract: No abstract text available Text: M M O TO R O LA SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may	OCR Scan	PDF	SN54/74LS73A SN54LS/74LS73A SN54/74LS73A 74LS73A
74LS73AP Abstract: 12 V T flip flop IC JK flip flop IC M74LS73 M74LS107AP M74LS73AP 74LS73 20-PIN flip flop T Toggle T flip flop pin configuration Text: M ITSUBISHI LST T Ls M 74LS 73A P DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH R ESET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS73A P c o n ta in in g 2 J -K is a s em ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits	OCR Scan	PDF	M74LS73AP 74LS73A b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN 74LS73AP 12 V T flip flop IC JK flip flop IC M74LS73 M74LS107AP M74LS73AP 74LS73 flip flop T Toggle T flip flop pin configuration
Untitled Abstract: No abstract text available Text: Ä MOTOROLA SN54/74LS73A D E S C R IP T IO N - The S N 5 4 L S /7 4 L S 7 3 A offers individual J, K, clear, and clock inputs. T h e se dual flip-flops are designed so th at w h e n th e clock goes H IG H, th e inputs are enabled and data w ill be accepted. The	OCR Scan	PDF	SN54/74LS73A

CK 9AA diode Abstract: ic 74LS73 CMOS transitron 4000B 74LS73 M74HC107 M74HC73 M74HC73P 74LS73 dual JK Text: M IT S U B IS H I HIGH S P E E D C M O S M74HC73P D U A L J-K F L IP -F L O P W IT H R E S E T DESCRIPTION The M 74H C 73 is a sem ico ndu ctor inte grated circu it con sisting of tw o n e g a tiv e -e d g e trig g e re d J-K flip flops w ith in PIN CONFIGURATION TOP VIEW	OCR Scan	PDF	M74HC73P M74HC73 50MHz CK 9AA diode ic 74LS73 CMOS transitron 4000B 74LS73 M74HC107 M74HC73P 74LS73 dual JK
Untitled Abstract: No abstract text available Text: 5QE D 44^503 G01341Q 5 HITACHI/ L0GIC/ARRAYS/MÉÎ1 0 H IT A C H I S e p t e m b e r , 1985 CMOS GATE ARRAYS i HD61 SERIES DESIGNER'S MANUAL AND PRODUCT SPECIFICATION HITACHI/ LOGIC/ARR'A YS/MEM SQE D • 4 4TLS03 0G13411 4 T -42-11-09 CMOS GATE ARRAYS HD61 SERIES	OCR Scan	PDF	G01341Q 4TLS03 0G13411 HD14070B 1407IB HD14556B HD14558B HD14560B HD14562B HD14072B
MH1SS1 Abstract: TESLA mh 7400 MH 7404 mh 7400 tesla cdb 838 tda 7851 L 741PC TDB0124DP tda 4100 TDA 7851 A Text: m ö lk ^ o e le l-c te n a n il-c Information Applikation RGW Typenübersicht Vergleich Teil 2: RGW M iM U Z A U l KÉD lnrüÖC=SraO Information Applikation HEFT 50 RGW Typenübersicht + Vergleich Teil 2: RGW wob Halbleiterwerk Frankfurt /oder bt r iab im v«b kombinat mikrootektronik	OCR Scan	PDF
CI 7474 Abstract: CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107 Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi (3 J Q 2 — J SD 0 CP Z o (3 11 4 K Ä 0 Co “LT in > _6 12 CP 3 -0 14 K Co ° 7 o-i- CP 13 —c K Cd °	OCR Scan	PDF	54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107
C350AVB Abstract: full adder using Multiplexer IC 74150 74LS382 74ls69 T2D 7N IC 74ls147 pin details 74LS396 MB652xxx 651XX 74LS86 full adder Text: FUJITSU MICROELECTRONICS F U JIT S U wmmm 7flC D B 37MT7bH □D03c]4b 3 • JZ CMOS Gate Array GENERAL INFORMATION The Fujitsu CM O S gate array fam ily consists of tw en tyeight device types which are fabricated w ith advanced silicon gate CMOS technology. And more than 14 devices	OCR Scan	PDF	37MT7bH 74LS175 74LS181 74LS183 74LS190 74LS191 74LS192 74LS193 74LS194A 74LS195A C350AVB full adder using Multiplexer IC 74150 74LS382 74ls69 T2D 7N IC 74ls147 pin details 74LS396 MB652xxx 651XX 74LS86 full adder
M74HC73 Abstract: No abstract text available Text: r r z SGS-THOMSON Ä T # RÆ[« om[I(gra «S M54HC73 M74HC73 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR • HIGH SPEED f MAX = 75 MHz (TYP. AT Vcc = 5 V ■ LOW POWER DISSIPATION Ice = 2 (iA (MAX.) AT Ta = 25 *C . HIGH NOISE IMMUNITY V nih = V nil = 28 % V c c (MIN.)	OCR Scan	PDF	M54HC73 M74HC73 54/74LS73 54HC73F1R 74HC73M 74HC73B1R M74HC73C1R 0S442 M54/M 74HC73 M74HC73
logic ic 7476 pin diagram Abstract: logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch Text: IO PO 10 ro o CO 00 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch - o to Item 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 5477 54/7475 93L14 9314	OCR Scan	PDF	54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279 54H/74H73, 54LS/74LS73 54LS/74LS107 logic ic 7476 pin diagram logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch
J-K Flip flops Abstract: LS73A LS73 SN5473 SN54LS73A SN74 SN7473 SN74LS73A Text: SN5473, SN54LS73A, SN7473, 74LS73A □UAL J-K FLIP-FLOPS WITH CLEAR SDLS118 DECEMBER 1983 - • Package Options Include Plastic "Small Outline'' Packages. Flat Packages, and Plastic and Ceramic DIPs REVISED MARCH 1988 S N 5 4 7 3 . S N 5 4 L S 7 3 A . . . J OH W PA CK A G E	OCR Scan	PDF	SDLS118 SN5473, SN54LS73A, SN7473, SN74LS73A LS73A J-K Flip flops LS73 SN5473 SN54LS73A SN74 SN7473 SN74LS73A
EATON CM20A Abstract: A5 GNE mosfet Hall sensor 44e 402 2N8491 FTG 1087 S TRIAC BCR 10km FEB3T smd transistor marking 352a sharp EIA 577 sharp color tv schematic diagram MP-130 M mh-ce 10268 Text: Table of Contents N E W A R K E L E C T R O N IC S “Where serving you begins even before you call” Newark Electronics is a UNIQUE broadline distributor of electronic components, dedicated to provid ing complete service, fast delivery and in-depth inventory. Our main	OCR Scan	PDF
pin diagram of 7473 Abstract: pin diagram of ttl 7473 7473 JK flip flop 7473 pin diagram 7473 7473 ttl 74LS73 dual JK ttl 7473 74LS73 fan out 74ls73 Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '7 3 is a dual flip-flop with individual J, K, Clock and direct R eset inputs. Th e 7 4 7 3 is positive pulse-triggered. JK infor m ation is loaded into the m aster while	OCR Scan	PDF	74LS73 1N916, 1N3064, 500ns pin diagram of 7473 pin diagram of ttl 7473 7473 JK flip flop 7473 pin diagram 7473 7473 ttl 74LS73 dual JK ttl 7473 fan out 74ls73

Privacy Settings

74LS73 Search Results

74LS73 Result Highlights (5)

74LS73 Price and Stock

Texas Instruments SN74LS73ADR

onsemi DM74LS73AN

Rochester Electronics LLC SN74LS73AD

Texas Instruments SN74LS73AD

Texas Instruments SN74LS73ANE4

74LS73 Datasheets (15)

74LS73 Datasheets Context Search

74LS73A

74LS73A

transistor NEC K2500

k2645

7473 JK flip flop

Untitled

M74LS107AP

pin diagram for IC 7473

74LS73

74ls73

pin diagram for IC 7473

74LS73A

74LS73AP

Untitled

CK 9AA diode

Untitled

MH1SS1

CI 7474

C350AVB

M74HC73

logic ic 7476 pin diagram

J-K Flip flops

EATON CM20A

pin diagram of 7473