Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS73A Search Results

    74LS73A Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74LS73AP-E Renesas Electronics Corporation HD74LS Series Visit Renesas Electronics Corporation
    SN74LS73AN Texas Instruments Dual J-K Flip-Flops with Clear 14-PDIP 0 to 70 Visit Texas Instruments Buy
    SN74LS73ANE4 Texas Instruments Dual J-K Flip-Flops with Clear 14-PDIP 0 to 70 Visit Texas Instruments Buy
    SN74LS73ADR Texas Instruments Dual J-K Flip-Flops with Clear 14-SOIC 0 to 70 Visit Texas Instruments Buy
    SN74LS73AD Texas Instruments Dual J-K Flip-Flops with Clear 14-SOIC 0 to 70 Visit Texas Instruments Buy
    SF Impression Pixel

    74LS73A Price and Stock

    Texas Instruments SN74LS73ADR

    IC FF JK TYPE DUAL 1BIT 14SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS73ADR Digi-Reel 4,490 1
    • 1 $1.8
    • 10 $1.322
    • 100 $1.0711
    • 1000 $0.93974
    • 10000 $0.93974
    Buy Now
    SN74LS73ADR Cut Tape 4,490 1
    • 1 $1.8
    • 10 $1.322
    • 100 $1.0711
    • 1000 $0.93974
    • 10000 $0.93974
    Buy Now
    SN74LS73ADR Reel 2,500 2,500
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.90696
    Buy Now
    Mouser Electronics SN74LS73ADR 1,046
    • 1 $1.8
    • 10 $1.21
    • 100 $1.08
    • 1000 $0.94
    • 10000 $0.855
    Buy Now

    Rochester Electronics LLC SN74LS73AD

    SN74LS73A DUAL J-K FLIP-FLOPS WI
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS73AD Bulk 237
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.27
    • 10000 $1.27
    Buy Now

    Texas Instruments SN74LS73AD

    IC FF JK TYPE DUAL 1BIT 14SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS73AD Tube 1
    • 1 $2.35
    • 10 $1.742
    • 100 $1.4238
    • 1000 $1.34428
    • 10000 $1.34428
    Buy Now
    Bristol Electronics SN74LS73AD 280
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote
    Rochester Electronics SN74LS73AD 15,353 1
    • 1 $1.22
    • 10 $1.22
    • 100 $1.15
    • 1000 $1.04
    • 10000 $1.04
    Buy Now
    TME SN74LS73AD 42 1
    • 1 $1.7
    • 10 $1.5
    • 100 $1.3
    • 1000 $1.3
    • 10000 $1.3
    Buy Now
    Ameya Holding Limited SN74LS73AD 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Get Quote

    onsemi DM74LS73AN

    IC FF JK TYPE DUAL 1BIT 14DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey DM74LS73AN 25
    • 1 -
    • 10 -
    • 100 $0.562
    • 1000 $0.562
    • 10000 $0.562
    Buy Now

    Texas Instruments SN74LS73ANE4

    IC FF JK-TYPE DUAL 1BIT 14DIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74LS73ANE4 Tube 600
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.569
    • 10000 $1.569
    Buy Now
    Mouser Electronics SN74LS73ANE4 115
    • 1 $2.53
    • 10 $2.27
    • 100 $1.82
    • 1000 $1.24
    • 10000 $1.11
    Buy Now

    74LS73A Datasheets (3)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    74LS73A Fairchild Semiconductor Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs Original PDF
    74LS73A Hitachi Semiconductor Dual J-K Flip-Flops(with Clear) Original PDF
    74LS73A Texas Instruments DUAL J-K FLIP-FLOPS WITH CLEAR Original PDF

    74LS73A Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    74LS73A

    Abstract: 751A-02
    Text: SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may


    Original
    SN54/74LS73A SN54LS 74LS73A 751A-02 PDF

    74LS73A

    Abstract: truth table NOT gate 74 751A-02
    Text: SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS / 74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may


    Original
    SN54/74LS73A SN54LS 74LS73A truth table NOT gate 74 751A-02 PDF

    7054F

    Abstract: BC564A HA13563 AC123A HITACHI microcontroller H8 534 manual IC 74LS47 AC538 BC245A 2SK3235 HA13557
    Text: INDEX General General Information Semiconductor Packages Sales Locations Microcontroller Microcontroller General MultiChipModules Smart Card Micro. Overview Micro. Shortform Micro. Hardware Manual Micro. Program. Manual Micro. Application Notes LCD Controller / Driver


    Original
    2sc4537 2sc454. 2sc4591 2sc4592 2sc4593 2sc460. 2sc4628 2sc4629 2sc4643 2sc4680 7054F BC564A HA13563 AC123A HITACHI microcontroller H8 534 manual IC 74LS47 AC538 BC245A 2SK3235 HA13557 PDF

    74LS107A

    Abstract: 74LS73A 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN 74LS73
    Text: SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54 / 74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the


    Original
    SN54/74LS107A 74LS107A 74LS73A 751A-02 SN54LSXXXJ SN74LSXXXD SN74LSXXXN 74LS73 PDF

    lvc16244

    Abstract: BC240 2sk3174 CBT1G125 LV2GT14A HC32 Hitachi HA13557A transistor 2SC1162 H8 hitachi programming manual 30204SP
    Text: HITACHI ELECTRONIC COMPONENTS DATABOOK 2003 INDEX General Informations Multi Perpose Products Safety Considerations Hitachi Semiconductor Package Databook HITACHI Sales Locations Diodes Microcontroller Microcontroller General Microcontroller Overview List


    Original
    HD49323A HA12134A HA12141N HA12155N HA12163 HA12167F HA12173 HA12179F HA12181F HA12187F lvc16244 BC240 2sk3174 CBT1G125 LV2GT14A HC32 Hitachi HA13557A transistor 2SC1162 H8 hitachi programming manual 30204SP PDF

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS73A DUAL NEGATIVE EDGE-TRIGGERED MASTER-SALVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS Description Pin Configuration This device contains two independent negativeedge-triggered J-K flip-flops with complementary out­ puts. The J and K data is processed by the flip-flops


    OCR Scan
    GD54/74LS73A PDF

    M74LS107AP

    Abstract: 20-PIN M74LS73AP
    Text: M IT S U B IS H I LSTTLs M 74LS 73A P DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH R ESET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS73A P c o n ta in in g 2 J -K is a s em ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits


    OCR Scan
    M74LS73AP M74LS73AP 14-PIN 16-PIN 20-PIN M74LS107AP PDF

    74LS73A

    Abstract: No abstract text available
    Text: M M O TO R O LA SN54/74LS73A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may


    OCR Scan
    SN54/74LS73A SN54LS/74LS73A SN54/74LS73A 74LS73A PDF

    74LS73AP

    Abstract: 12 V T flip flop IC JK flip flop IC M74LS73 M74LS107AP M74LS73AP 74LS73 20-PIN flip flop T Toggle T flip flop pin configuration
    Text: M ITSUBISHI LST T Ls M 74LS 73A P DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH R ESET DESCRIPTION The PIN CONFIGURATION TOP VIEW M 74LS73A P c o n ta in in g 2 J -K is a s em ico n d u c to r in teg rated c irc u it negative edge-triggered flip -flo p circuits


    OCR Scan
    M74LS73AP 74LS73A b2LHfl27 0013Sbl 14-PIN 16-PIN 20-PIN 74LS73AP 12 V T flip flop IC JK flip flop IC M74LS73 M74LS107AP M74LS73AP 74LS73 flip flop T Toggle T flip flop pin configuration PDF

    Untitled

    Abstract: No abstract text available
    Text: Ä MOTOROLA SN54/74LS73A D E S C R IP T IO N - The S N 5 4 L S /7 4 L S 7 3 A offers individual J, K, clear, and clock inputs. T h e se dual flip-flops are designed so th at w h e n th e clock goes H IG H, th e inputs are enabled and data w ill be accepted. The


    OCR Scan
    SN54/74LS73A PDF

    C350AVB

    Abstract: full adder using Multiplexer IC 74150 74LS382 74ls69 T2D 7N IC 74ls147 pin details 74LS396 MB652xxx 651XX 74LS86 full adder
    Text: FUJITSU MICROELECTRONICS F U JIT S U wmmm 7flC D B 37MT7bH □D03c]4b 3 • JZ CMOS Gate Array GENERAL INFORMATION The Fujitsu CM O S gate array fam ily consists of tw en tyeight device types which are fabricated w ith advanced silicon gate CMOS technology. And more than 14 devices


    OCR Scan
    37MT7bH 74LS175 74LS181 74LS183 74LS190 74LS191 74LS192 74LS193 74LS194A 74LS195A C350AVB full adder using Multiplexer IC 74150 74LS382 74ls69 T2D 7N IC 74ls147 pin details 74LS396 MB652xxx 651XX 74LS86 full adder PDF

    J-K Flip flops

    Abstract: LS73A LS73 SN5473 SN54LS73A SN74 SN7473 SN74LS73A
    Text: SN5473, SN54LS73A, SN7473, 74LS73A □UAL J-K FLIP-FLOPS WITH CLEAR SDLS118 DECEMBER 1983 - • Package Options Include Plastic "Small Outline'' Packages. Flat Packages, and Plastic and Ceramic DIPs REVISED MARCH 1988 S N 5 4 7 3 . S N 5 4 L S 7 3 A . . . J OH W PA CK A G E


    OCR Scan
    SDLS118 SN5473, SN54LS73A, SN7473, SN74LS73A LS73A J-K Flip flops LS73 SN5473 SN54LS73A SN74 SN7473 SN74LS73A PDF

    EATON CM20A

    Abstract: A5 GNE mosfet Hall sensor 44e 402 2N8491 FTG 1087 S TRIAC BCR 10km FEB3T smd transistor marking 352a sharp EIA 577 sharp color tv schematic diagram MP-130 M mh-ce 10268
    Text: Table of Contents N E W A R K E L E C T R O N IC S “Where serving you begins even before you call” Newark Electronics is a UNIQUE broadline distributor of electronic components, dedicated to provid­ ing complete service, fast delivery and in-depth inventory. Our main


    OCR Scan
    PDF

    74LS107A

    Abstract: No abstract text available
    Text: M MOTOROLA SN54/74LS107A DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP The SN54/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the


    OCR Scan
    SN54/74LS107A SN54/74LS73A 74LS107A PDF

    sn 74373

    Abstract: SN 74114 logic diagram of ic 74112 IC 7486 xor IC 7402, 7404, 7408, 7432, 7400 7486 xor IC sn 74377 IC TTL 7486 xor IC TTL 7495 diagram and truth table IC 74374
    Text: PLS-WS/SN MAX+PLUS II Programmable Logic Software for Sun Workstations Data Sheet September 1991, ver. 1 Features J J □ □ □ J □ IJ Softw are supp ort for Classic, M A X 5000, M A X 7000, and S T G EPLD s Runs on Sun S P A R C s ta tio n s with S u n O S version 4.1.1 or h igher


    OCR Scan
    PDF

    internal structure 74LS00 nand gate

    Abstract: PMI DAC8800 CI 74LS00 Counter counts from 1-6 using 74ls161 74ls161 counter pin configuration pmi op400 TTL 74LS165 74ls00 circuit diagram 12K1 74HC10
    Text: ANALOG ► DEVICES AN-142 APPLICATION NOTE ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 Voltage Adjustment Applications of the DAC-8800 Trim DAC3 An Octal, 8-Bit D/A Converter by Joe Buxton The DAC-8800, a monolithic octal 8 -bit dig ital-to-analog converter,


    OCR Scan
    AN-142 DAC-8800 DAC-8800, DAC-8800 -10VO- adc-908 internal structure 74LS00 nand gate PMI DAC8800 CI 74LS00 Counter counts from 1-6 using 74ls161 74ls161 counter pin configuration pmi op400 TTL 74LS165 74ls00 circuit diagram 12K1 74HC10 PDF

    SN7401

    Abstract: sn29601 SN7449 SN74298 SN74265 MC3021 SN54367 sn74142 signetics 8223 9370c
    Text: INDEX PAGE TTL Integrated Circuits Mechanical Data 1 TTL Interchangeability Guide 6 Functional Selection Guide 19 Explanation of Function Tables 38 54/74 Families of Compatible TTL Circuits 40 TTL INTEGRATED CIRCUITS MECHANICAL DATA J ceramic dual-in-line package


    OCR Scan
    24-lead SN74S474 SN54S475 SN74S475 SN54S482 SN74S482 LCC4270 SN54490 SN74490 SN54LS490 SN7401 sn29601 SN7449 SN74298 SN74265 MC3021 SN54367 sn74142 signetics 8223 9370c PDF

    74ls185

    Abstract: ttl 74ls185 74LS165 Counter counts from 1-6 using 74ls161 8800-T v8810 74ls161 counter pin configuration IC 74LS185 pin diagram PMI DAC8800 AC-8800
    Text: ANALOG ► DEVICES AN-142 APPLICATION NOTE ONE TECHNOLOGY WAY • P.O. BOX 9106 • NORWOOD, MASSACHUSETTS 02062-9106 • 617/329-4700 Voltage Adjustment Applications of the DAC-8800 TrimDAC An Octal, 8-Bit D/A Converter <S> by J o * Buxton The DAC-8800, a monolithic octal 8-bit digital-to-analog converter,


    OCR Scan
    AN-142 DAC-8800 DAC-8800, theDAC-8800 DAC-8800 V88--10V AN-109, 74ls185 ttl 74ls185 74LS165 Counter counts from 1-6 using 74ls161 8800-T v8810 74ls161 counter pin configuration IC 74LS185 pin diagram PMI DAC8800 AC-8800 PDF

    LS73A

    Abstract: SN5473 SN54LS73A SN7473 SN74H73 SN74LS73A
    Text: TYPES SN5473, SN54H73, SN54L73, SN54LS73A, SN7473, SN74H73, 74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR _ P ackage Options Include Plastic and C eram ic DIPs • R E V IS E D D E C E M B E R 1 9 8 3 S N 5 4 7 3 , S N 5 4 H 7 3 , S N 5 4 L S 7 3 A . . . J OR W P AC KA G E


    OCR Scan
    SN5473, SN54H73, SN54L73, SN54LS73A, SN7473, SN74H73, SN74LS73A LS73A SN5473 SN54LS73A SN7473 SN74H73 PDF

    74LS73AN

    Abstract: Q356
    Text: R C H U - P S E M IC O N D U C T O R tm 74LS73A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs sition tim e of th e negative going edge o f the clock pulse. The data on the J and K inputs is allowed to change w hile the


    OCR Scan
    DM74LS73A 14-Lead 54LS73A Q-356) 74LS73A 74LS73AN Q356 PDF

    Untitled

    Abstract: No abstract text available
    Text: TYPES SN5473, SN54H73, SN54L73, SN54LS73A, SN7473, SN74H73, 74LS73A DUAL J- K FLIP-FLO PS WITH CLEAR E V IS E D D E C E M B E R 1 9 8 3 • * Package Options Include Plastic and ■ Ceramic DIPs


    OCR Scan
    SN5473, SN54H73, SN54L73, SN54LS73A, SN7473, SN74H73, SN74LS73A SN54LS73A 74LS73A PDF

    74LS82

    Abstract: 74LS176 74LS94 74LS286 74ls150 74LS177 74LS116 74ls198 7400 TTL 74ls521
    Text: GOULD 4055916 GOULD SEMICONDUCTOR SEMICONDUCTOR DIV DIV 03E D | 03E MDSSTlb 09920 D UCICmEU T-4 3I-V 7400 TTL Cells •> GOULD CM OS Gate Array and Standard Cell Library Electronics Features General Description • Over 200 functions available. 7400 TTL Cells, a member of Gould’s EXPERT ASIC


    OCR Scan
    PDF

    LS73A

    Abstract: SN5473 SN54LS73A SN74 SN7473 SN74LS73A SNS473
    Text: SN5473, SN54LS73A, SN7473, 74LS73A DUAL J K FLIP-FLOPS WITH CLEAR DECEMBER 1983 - • Package Options Include Plastic "Small Outline" Packages, Flat Packages, and Plastic and Ceramic DIPs • Dependable Texas Instruments Quality and Reliability REVISED MARCH 1988


    OCR Scan
    SN5473, SN54LS73A, SN7473. SN74LS73A LS73A SN5473 SN54LS73A SN74 SN7473 SNS473 PDF

    1S2074

    Abstract: HD74LS73A IS2074
    Text: • Dual J-K Flip-Flops with Clear • PIN A R R A N G E M E N T ■ B L O C K D IA G R A M ( ^ ) ■ R E C O M M E N D E D O PER A TIN G C O N D IT IO N ■ F U N C T IO N TABLE In p u ts C le a r C lock J K L X X L H Item O u tp u ts Q j X L 1 L Qi* Sym bol


    OCR Scan
    1S2074 IS2074 1S2074 HD74LS73A PDF