89H48H12
Abstract: 89H48H12G3
Text: 48-Lane 12-Port PCIe Gen3 System Interconnect Switch 89HPES48H12G3 Data Sheet ® Device Overview – Autonomous and software managed link width and speed control – Per lane SerDes configuration • Full back channel equalization support • Rx, 5 tap DFE
|
Original
|
PDF
|
48-Lane
12-Port
89HPES48H12G3
48-lane,
89H48H12
89H48H12G3
|
Untitled
Abstract: No abstract text available
Text: 48-Lane 12-Port PCIe Gen3 System Interconnect Switch 89HPES48H12G3 Data Sheet ® Device Overview – Autonomous and software managed link width and speed control – Per lane SerDes configuration • Full back channel equalization support • Rx, 5 tap DFE
|
Original
|
PDF
|
48-Lane
12-Port
89HPES48H12G3
89HPES48H12G3
48-lane,
|
Untitled
Abstract: No abstract text available
Text: 48-Lane 12-Port PCIe Gen3 System Interconnect Switch 89HPES48H12G3 Data Sheet ® Device Overview – Autonomous and software managed link width and speed control – Per lane SerDes configuration • Full back channel equalization support • Rx, 5 tap DFE
|
Original
|
PDF
|
48-Lane
12-Port
89HPES48H12G3
89HPES48H12G3
48-lane,
|
89H48H12G3
Abstract: 89HPES48H12G3
Text: 48-Lane 12-Port PCIe Gen3 System Interconnect Switch Preliminary Information* ® Device Overview – Autonomous and software managed link width and speed control – Per lane SerDes configuration • Full back channel equalization support • Rx, 5 tap DFE
|
Original
|
PDF
|
48-Lane
12-Port
89HPES48H12G3
48-lane,
89H48H12G3
|