ADSST-NAV-2100
Abstract: ADSST modem 27C2001 nec 27C2001 eprom SC-104 TCXO 40MHz 16 channel GPS receiver module 32-MIPS gps receiver GPS receiver module
Text: a Software Architecture of NAV-2100 INTRODUCTION This is an overview of the hardware and software architectures of the NAV-2100. The NAV-2100 is a DSP-based GPS Receiver solution based on ADSP218x family of DSPs developed by Analog Devices and Accord Software & Systems Pvt. Ltd. This solution has
|
Original
|
NAV-2100
NAV-2100.
NAV-2100
ADSP218x
ADSST-NAV-2100-based
G3433
D-81373
ADSST-NAV-2100
ADSST modem
27C2001
nec 27C2001 eprom
SC-104
TCXO 40MHz
16 channel GPS receiver module
32-MIPS
gps receiver
GPS receiver module
|
PDF
|
T86 MSOP
Abstract: AD7476A AD7477A AD7478A TMS320C541 AD7476AAKSZ-500RL7
Text: 2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 AD7476A/AD7477A/AD7478A FEATURES FUNCTIONAL BLOCK DIAGRAM Fast throughput rate: 1 MSPS Specified for VDD of 2.35 V to 5.25 V Low power 3.6 mW at 1 MSPS with 3 V supplies 12.5 mW at 1 MSPS with 5 V supplies
|
Original
|
12-/10-/8-Bit
AD7476A/AD7477A/AD7478A
12-/10-/8-BIT
D02930-0-1/11
T86 MSOP
AD7476A
AD7477A
AD7478A
TMS320C541
AD7476AAKSZ-500RL7
|
PDF
|
D0670
Abstract: AD7366 AD7366-5 AD7367 TMS320VC5506 EVAL-ad7367cbz
Text: True Bipolar Input, Dual 12-Bit/14-Bit, 2-Channel, Simultaneous Sampling SAR ADC AD7366/AD7367 FEATURES FUNCTIONAL BLOCK DIAGRAM DCAP A VDD Dual 12-bit/14-bit, 2-channel ADC True bipolar analog inputs Programmable input ranges: ±10 V, ±5 V, 0 V to 10 V ±12 V with 3 V external reference
|
Original
|
12-Bit/14-Bit,
AD7366/AD7367
AD7366
12-bit
AD7367
14-bit
Compatible40
24-Lead
D0670
AD7366
AD7366-5
AD7367
TMS320VC5506
EVAL-ad7367cbz
|
PDF
|
AD7476ABKS
Abstract: mark cey AD7476A AD7476AAKS AD7477A AD7478A DB10 REF19x Series
Text: a 2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70 AD7476A/AD7477A/AD7478A FEATURES Fast Throughput Rate: 1 MSPS Specified for VDD of 2.35 V to 5.25 V Low Power: 3.6 mW Typ at 1 MSPS with 3 V Supplies 12.5 mW Typ at 1 MSPS with 5 V Supplies Wide Input Bandwidth:
|
Original
|
12-/10-/8-Bit
AD7476A/AD7477A/AD7478A
12-/10-/8-BIT
AD7476A/AD7477A/AD7478A
DSP563xx
MO-187AA
AD7476ABKS
mark cey
AD7476A
AD7476AAKS
AD7477A
AD7478A
DB10
REF19x Series
|
PDF
|
AD7665
Abstract: AD7650 AD7660 AD7663 AD7664 AD7671 AD7675 AD7676 AD7678 AD7679
Text: a FEATURES Throughput 1 MSPS Warp Mode 800 kSPS (Normal Mode) INL: ؎2.5 LSB Max (؎0.0038% of Full Scale) 16-Bit Resolution with No Missing Codes S/(N+D): 90 dB Typ @ 250 kHz THD: –100 dB Typ @ 250 kHz Analog Input Voltage Ranges Bipolar: ؎10 V, ؎5 V, ؎2.5 V
|
Original
|
16-Bit
48-Lead
AD7665/AD7664
ST-48
C02567
AD7665
AD7650
AD7660
AD7663
AD7664
AD7671
AD7675
AD7676
AD7678
AD7679
|
PDF
|
7PD33
Abstract: AD7665 AD7650 AD7654 AD7660 AD7663 AD7664 AD7675 AD7676 AD7678
Text: a FEATURES Throughput: 250 kSPS INL: ؎3 LSB Max ؎0.0046% of Full Scale 16-Bit Resolution with No Missing Codes S/(N+D): 90 dB Typ @ 100 kHz THD: –100 dB Typ @ 100 kHz Analog Input Voltage Ranges Bipolar: ؎10 V, ؎5 V, ؎2.5 V Unipolar: 0 V to 10 V, 0 V to 5 V, 0 V to 2.5 V
|
Original
|
16-Bit
48-Lead
AD7660/AD7664/AD7665
ADSP-21065L
C01845
7PD33
AD7665
AD7650
AD7654
AD7660
AD7663
AD7664
AD7675
AD7676
AD7678
|
PDF
|
AD7265
Abstract: AD7266 AD8022 TMS320C541
Text: Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC AD7266 FEATURES FUNCTIONAL BLOCK DIAGRAM REF SELECT The conversion process and data acquisition use standard control inputs allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of CS;
|
Original
|
12-Bit,
AD7266
AD7266
32-Lead
CP-32-2
SU-32-2
AD7265
AD8022
TMS320C541
|
PDF
|
AD7923
Abstract: D03086 AD1582 AD780 DB10
Text: 4-Channel, 200 kSPS 12-Bit ADC with Sequencer in 16-Lead TSSOP AD7923 FEATURES Fast throughput rate: 200 kSPS Specified for AVDD of 2.7 V to 5.25 V Low power 3.6 mW max at 200 kSPS with 3 V supply 7.5 mW max at 200 kSPS with 5 V supply 4 single-ended inputs with sequencer
|
Original
|
12-Bit
16-Lead
AD7923
12-BIT
D03086-0-5/11
AD7923
D03086
AD1582
AD780
DB10
|
PDF
|
AD7634BSTZ
Abstract: AD7610 AD7634 AD7650 AD7651 AD7652 AD7660 AD7661 AD7663 AD7664
Text: 18-Bit, 670 kSPS, Differential Programmable Input PulSAR ADC AD7634 FEATURES FUNCTIONAL BLOCK DIAGRAM TEMP REFBUFIN REF REFGND VCC VEE DVDD AGND PDREF GENERAL DESCRIPTION The AD7634 is an 18-bit charge redistribution successive approximation register SAR , architecture analog-todigital converter (ADC) fabricated on Analog Devices, Inc.’s
|
Original
|
18-Bit,
AD7634
AD7634
18-bit
48-Lead
CP-48-1
AD7634BSTZ
AD7610
AD7650
AD7651
AD7652
AD7660
AD7661
AD7663
AD7664
|
PDF
|
H-a16t
Abstract: ADSP-2191M HA16 Peripheral interface 8255 pinout MO-205-AC adsp-2191-mbst-140
Text: a DSP Microcomputer ADSP-2191M PERFORMANCE FEATURES 6.25 ns Instruction Cycle Time, for up to 160 MIPS Sustained Performance ADSP-218x Family Code Compatible with the Same Easy to Use Algebraic Syntax Single-Cycle Instruction Execution Single-Cycle Context Switch between Two Sets of Computation and Memory Instructions
|
Original
|
ADSP-2191M
ADSP-218x
ADSP-2191MKST-160
ADSP-2191MBST-140
ADSP-2191MKCA-160
ADSP-2191MBCA-140
144-Lead
144-Ball
H-a16t
ADSP-2191M
HA16
Peripheral interface 8255 pinout
MO-205-AC
adsp-2191-mbst-140
|
PDF
|
C3174
Abstract: McKenzie transistor c3174 ADSP2187L ADSP-2187L AD1847 ADSP-2100 ADSP-2181 8K24
Text: a FEATURES PERFORMANCE 19 ns Instruction Cycle Time @ 3.3 Volts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions
|
Original
|
ADSP-2100
Two27)
ADSP-2187LKST-160
ADSP-2187LBST-160
ADSP-2187LKST-210
ADSP-2187LBST-210
100-Lead
C3174
McKenzie
transistor c3174
ADSP2187L
ADSP-2187L
AD1847
ADSP-2181
8K24
|
PDF
|
ADSP-2181
Abstract: ADSP2181
Text: Engineer to Engineer Note EE-5 Technical Notes on using Analog Devices’ DSP components and development tools Phone: 800 ANALOG-D, FAX: (781) 461-3010, EMAIL: [email protected], FTP: ftp.analog.com, WEB: www.analog.com/dsp Copyright 1999, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers’ products
|
Original
|
16-bit
ADSP-2181
ADSP2181
|
PDF
|
TPC 8118
Abstract: AD676 AD677 AD7650 AD7660 AD7663 AD7664 AD7665 AD7671 AD7675
Text: a FEATURES Throughput: 100 kSPS INL: ؎1.5 LSB Max ؎0.0015% of Full Scale 16 Bits Resolution with No Missing Codes S/(N+D): 94 dB Typ @ 45 kHz THD: –110 dB Typ @ 45 kHz Differential Input Range: ؎2.5 V Both AC and DC Specifications No Pipeline Delay
|
Original
|
Bits/16
48-Lead
46-Lead
AD7660
AD676,
AD677
C02689
TPC 8118
AD676
AD677
AD7650
AD7660
AD7663
AD7664
AD7665
AD7671
AD7675
|
PDF
|
73D13
Abstract: AD73322 ADSP-2100 ADSP-2181 ADSP-2188M ADSP-2189M load program on ADSP-2189M
Text: a DSP Microcomputer ADSP-2188M System Interface Flexible I/O Structure Allows 2.75 V or 3.3 V Operation; All Inputs Tolerate up to 3.6 V Regardless of Mode 16-Bit Internal DMA Port for High-Speed Access to On-Chip Memory Mode Selectable 4 MByte Memory Interface for Storage of Data Tables
|
Original
|
ADSP-2188M
16-Bit
ADSP-2188MKST-300
ADSP-2188MBST-266
ADSP-2188MKCA-300
ADSP-2188MBCA-266
100-Lead
144-Ball
73D13
AD73322
ADSP-2100
ADSP-2181
ADSP-2188M
ADSP-2189M
load program on ADSP-2189M
|
PDF
|
|
|
ADSP-215xx
Abstract: TMS320DA250 addressing modes of adsp 21xx processors vhdl code for systolic iir filter TMS320DRE200 tms320f2812 addressing modes adsp215xx TMS320C4X ARCHITECTURE, ADDRESSING MODES TMS320DSC21 verilog code for speech recognition
Text: 2002 DSP directory Image by Mike O’Leary MARKET ANALYSIS FORECASTS DSP SALES TO TURN UPWARD IN 2002, WITH ISUPPLI PREDICTING A 4% RISE AND FORWARD CONCEPTS EXPECTING A 32% GAIN. By Robert Cravotta, Technical Editor www.ednmag.com LAST YEAR WAS A HARSH ONE for
|
Original
|
32-bit,
24-bit,
16-bit,
LMS24
LMS16
ADSP-215xx
TMS320DA250
addressing modes of adsp 21xx processors
vhdl code for systolic iir filter
TMS320DRE200
tms320f2812 addressing modes
adsp215xx
TMS320C4X ARCHITECTURE, ADDRESSING MODES
TMS320DSC21
verilog code for speech recognition
|
PDF
|
AD7671AST
Abstract: irfs 0038 AD7671 AD7671ASTRL AD7665
Text: a FEATURES Throughput: 1 MSPS Warp Mode 800 kSPS (Normal Mode) INL: ؎2.5 LSB Max (؎0.0038% of Full Scale) 16-Bit Resolution with No Missing Codes S/(N + D): 90 dB Typ @ 250 kHz THD: –100 dB Typ @ 250 kHz Analog Input Voltage Ranges: Bipolar: ؎10 V, ؎5 V, ؎2.5 V
|
Original
|
16-Bit
48-Lead
AD7665/AD7664
16-Bit,
AD7671*
AD7671
ST-48)
C02567
AD7671AST
irfs 0038
AD7671
AD7671ASTRL
AD7665
|
PDF
|
AD1803
Abstract: Gp5 relay AD1803JRU SR12 SR13
Text: a Modem/Telephony Codec AD1803 FEATURES Low Power Modem Telephony Codec 16-Bit Oversampling ⌺-⌬ Converter Technology Intel AC’97 Rev 2.1-Compliant Modem Codec Implementation AC’97 or DSP Style Serial Interface Supports All Modem/Fax Standards Including V.90
|
Original
|
AD1803
16-Bit
24-Lead
AD1803
C02562
RU-24)
Gp5 relay
AD1803JRU
SR12
SR13
|
PDF
|
GSM intercom circuit diagram
Abstract: sharc ADSP-21xxx architecture sharc ADSP-21xxx general block diagram sharc 21xxx architecture block diagram sharc ADSP-21xxx ADSST-DAP-EVAL01 fingerprint scanner circuit ADSP-21060 1994 MIP FLOAT LEVEL SWITCH NAT 40 reliance electric 20 hp DC motor drives
Text: 35 DSP Selection Guide 2001 Edition 19:30:35 18:30:35 12:30:35 11:30:35 09:30:35 02:30:35 01:30:35 23:00:35 19:30 Table of Contents Introduction to ADI DSPs 16-Bit DSP Key Products 32-Bit DSP Key Products ADI DSP Overview Markets & Applications Key Benefits
|
Original
|
16-Bit
32-Bit
ADSP-2100
ADSP-21000
AD73xxx
GSM intercom circuit diagram
sharc ADSP-21xxx architecture
sharc ADSP-21xxx general block diagram
sharc 21xxx architecture block diagram
sharc ADSP-21xxx
ADSST-DAP-EVAL01
fingerprint scanner circuit
ADSP-21060 1994
MIP FLOAT LEVEL SWITCH NAT 40
reliance electric 20 hp DC motor drives
|
PDF
|
2101P
Abstract: Three-Five VisualDSP 3.5 Assembler and Preprocessor Manual 218x boot example
Text: 3 ASSEMBLER ENHANCEMENTS AND LEGACY SUPPORT Table 3-0. Listing 3-0. Overview Release 7.0 introduces a new IDE, assembler, C compiler, linker, and debugger, and a new binary file format, ELF. As a result, Release 7.0 has several significant differences from the previous release that you will need
|
Original
|
ADSP-21xx
ADSP-218x
2101P
Three-Five
VisualDSP 3.5 Assembler and Preprocessor Manual
218x boot example
|
PDF
|
800B
Abstract: AD7660 AD7660AST AD7660ASTRL AD7664
Text: a FEATURES Throughput: 100 kSPS INL: ؎3 LSB Max ؎0.0046% of Full-Scale 16 Bits Resolution with No Missing Codes S/(N+D): 87 dB Min, 90 dB Typ @ 10 kHz THD: –96 dB Max @ 10 kHz Analog Input Voltage Range: 0 V to 2.5 V Both AC and DC Specifications No Pipeline Delay
|
Original
|
48-Lead
AD7664
16-Bit,
AD7660*
AD7660
C01928
ST-48)
800B
AD7660
AD7660AST
AD7660ASTRL
AD7664
|
PDF
|
adsp 2186 instruction set
Abstract: AD1847 ADSP-2100 ADSP-2181 ADSP2186 ADSP-2186
Text: a FEATURES PERFORMANCE 25 ns Instruction Cycle Time 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power-Down Mode Featuring Low CMOS Standby
|
Original
|
ADSP-2186
16-Bit
C2999a
adsp 2186 instruction set
AD1847
ADSP-2100
ADSP-2181
ADSP2186
ADSP-2186
|
PDF
|
ADSP-2181
Abstract: No abstract text available
Text: ANALOG DEVICES DSP Microcomputer ADSP-2181 FEATURES PERFORMANCE 25 ns Instruction Cycle Time from 20 MHz Crystal @ 5.0 Volts 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in
|
OCR Scan
|
ADSP-2181
ADSP-2100
ST-133
ADSP-2181KS-133
ADSP-218
IBS-133
ADSP-2181KST-160
128-Lead
ADSP-2181
|
PDF
|
ADSP-2187L
Abstract: No abstract text available
Text: ANALOG DEVICES FEATURES PERFORMANCE 19 ns Instruction Cycle Tim e @ 3.3 V olts, 52 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle M ultifunction Instructions
|
OCR Scan
|
ADSP-2100
ADSP-2187LKST-160
ADSP-2187LBST-160
ADSP-2187LKST-210
ADSP-2187LBST-210
100-Lead
ST-100
ADSP-2187L
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ANALOG DEVICES Preliminary Technical Data DSP Microcomputer ADSP-2185M FEATURES Performance 13.3 ns Instruction Cycle Time @ 2.5 Volts internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle
|
OCR Scan
|
ADSP-2185M
ADSP-2100
ADSP-2185MKST-300x
100-Lead
ST-100
|
PDF
|
