Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP2SGX90F Search Results

    SF Impression Pixel

    EP2SGX90F Price and Stock

    Intel Corporation EP2SGX90FF1508I4

    IC FPGA 650 I/O 1508FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX90FF1508I4 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    Verical EP2SGX90FF1508I4 168 1
    • 1 $960
    • 10 $947.37
    • 100 $935.07
    • 1000 $935.07
    • 10000 $935.07
    Buy Now
    Arrow Electronics EP2SGX90FF1508I4 168 110 Weeks 1
    • 1 $960
    • 10 $947.37
    • 100 $935.07
    • 1000 $935.07
    • 10000 $935.07
    Buy Now

    Rochester Electronics LLC EP2SGX90FF1508C5

    IC FPGA 650 I/O 1508FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX90FF1508C5 Bulk 1
    • 1 $2583.72
    • 10 $2583.72
    • 100 $2583.72
    • 1000 $2583.72
    • 10000 $2583.72
    Buy Now

    Intel Corporation EP2SGX90FF1508C5

    IC FPGA 650 I/O 1508FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX90FF1508C5 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Intel Corporation EP2SGX90FF1508C3

    IC FPGA 650 I/O 1508FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX90FF1508C3 Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now
    Verical EP2SGX90FF1508C3 188 1
    • 1 $1266.67
    • 10 $1250
    • 100 $1233.77
    • 1000 $1233.77
    • 10000 $1233.77
    Buy Now
    Arrow Electronics EP2SGX90FF1508C3 188 110 Weeks 1
    • 1 $1266.67
    • 10 $1250
    • 100 $1233.77
    • 1000 $1233.77
    • 10000 $1233.77
    Buy Now

    Intel Corporation EP2SGX90FF1508I4N

    IC FPGA 650 I/O 1508FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2SGX90FF1508I4N Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    EP2SGX90F Datasheets (10)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP2SGX90FF1508C3 Altera Stratix II GX FPGA 90K FPGA-1508 Original PDF
    EP2SGX90FF1508C3N Altera Stratix II GX FPGA 90K FPGA-1508 Original PDF
    EP2SGX90FF1508C4 Altera Stratix II GX FPGA 90K FPGA-1508 Original PDF
    EP2SGX90FF1508C4N Altera Stratix II GX FPGA 90K FPGA-1508 Original PDF
    EP2SGX90FF1508C5 Altera Stratix II GX FPGAs; 1508 pin FBGA; 0 to 85°C Original PDF
    EP2SGX90FF1508C5ES Altera Stratix II GX FPGA 90K FPGA-1508 Original PDF
    EP2SGX90FF1508C5N Altera FPGA, STRATIX IIGX, 90K LE, 1508FBGA RoHS Compliant: Yes Original PDF
    EP2SGX90FF1508I4 Altera Stratix II GX FPGAs; 1508 pin FBGA; -40 to 100°C Original PDF
    EP2SGX90FF1508I4N Altera Stratix II GX FPGAs; 1508 pin FBGA; -40 to 100°C Original PDF
    EP2SGX90FF40C5N Altera Stratix II GX FPGA 90K FPGA-40 Original PDF

    EP2SGX90F Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    EP1S

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 SG-01001-1 mram EP1S40 RLDRAM
    Text: Stratix FPGA Series Package & I/O Matrix 773 EP1SGX10C EP1SGX10D EP1SGX25C EP1SGX25D EP1S80 EP1S60 EP1S40 615 773 362 455 455 773 607 EP1SGX40G 534 589 726 362 607 624 624 EP1SGX40G 742 EP1S30 EP2SGX130G EP2SGX90F EP2SGX90E EP2SGX60E EP2SGX60D 364 473 697


    Original
    PDF EP1SGX10C EP1SGX10D EP1SGX25C EP1SGX25D EP1S80 EP1S60 EP1S40 EP1S30 EP1SGX40G EP1S EP2S15 EP2S180 EP2S30 EP2S60 EP2S90 SG-01001-1 mram EP1S40 RLDRAM

    EPCS16

    Abstract: epcs128 1064V
    Text: 1. Altera Configuration Devices CF52001-2.4 Introduction During device operation, Altera FPGAs store configuration data in SRAM cells. Because SRAM memory is volatile, the SRAM cells must be loaded with configuration data each time the device powers up. You can configure Stratix® series, Cyclone®


    Original
    PDF CF52001-2 EPC16, 20ction. EPCS16 EPCS64 epcs128 1064V

    PCN1205

    Abstract: EP3C120F780I7N EP4CE30F29I8LN EP4CGX50CF23C8 EP2SGX125GF1508C4 EP3C16F484C8N EP4SGF45I3
    Text: Revision: 1.3.0 PROCESS CHANGE NOTIFICATION P C N1 2 0 5 ADDITIONAL ASSEMBLY SOURCE ASE AND TRANSITION TO CENTER PIN GATE MOLD FOR FBGA PACKAGES Change Description This is an update to PCN1205; please see the revision history table for information specific to this


    Original
    PDF PCN1205; Reco0HF35I4 EP4SGX230HF35I4N EP4SGXHF35I3* EP4SGXKH40I3* EP4SGXKH40I3N* EP4SH40C2N* EP4SGF45I3* EP4SGX290NF45C2 PCN1205 EP3C120F780I7N EP4CE30F29I8LN EP4CGX50CF23C8 EP2SGX125GF1508C4 EP3C16F484C8N EP4SGF45I3

    texas handbook

    Abstract: 1008-B
    Text: Section I. Stratix II GX Transceiver User Guide This section provides information on the configuration modes for Stratix II GX devices. It also includes information on testing, Stratix II GX port and parameter information, and pin constraint information.


    Original
    PDF

    cd 1619 CP

    Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    CQ 419

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original
    PDF

    pin configuration 1K variable resistor

    Abstract: EPC1441 EPC16 EPCS128 EPCS16 EPCS64 EPC8QC100 EPC8QC100 Pinout fpga JTAG Programmer Schematics ic 11105 circuits diagraM
    Text: Configuration Handbook Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-1.3 September 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    altera stratix II fpga

    Abstract: DDR2 sdram pcb layout guidelines vhdl code for watchdog timer of ATM
    Text: Stratix II Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    CQ 419

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section II. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original
    PDF

    EPCS16SI8N

    Abstract: EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 EPCS64 h5800 pin information ep3c5 EPCS1SI8N CG-250
    Text: 14. Serial Configuration Devices EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 Data Sheet C51014-3.1 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Altera Corporation May 2008


    Original
    PDF EPCS16, EPCS64, EPCS128) C51014-3 128-Mbit 16-pin EPCS64 EPCS16SI8N EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 h5800 pin information ep3c5 EPCS1SI8N CG-250

    prbs pattern generator using analog verilog

    Abstract: verilog code of prbs pattern generator port interconnect prbs pattern generator using vhdl vhdl code for 8-bit adder power module hd- 110 vhdl code for crossbar switch Verilog code "1-bit full subtractor" higig protocol overview PRBS altera verilog
    Text: 2. Stratix II GX Architecture SIIGX51003-2.1 Transceivers Stratix II GX devices incorporate dedicated embedded circuitry on the right side of the device, which contains up to 20 high-speed 6.375-Gbps serial transceiver channels. Each Stratix II GX transceiver block contains


    Original
    PDF SIIGX51003-2 375-Gbps 152-pin EP2SGX60 prbs pattern generator using analog verilog verilog code of prbs pattern generator port interconnect prbs pattern generator using vhdl vhdl code for 8-bit adder power module hd- 110 vhdl code for crossbar switch Verilog code "1-bit full subtractor" higig protocol overview PRBS altera verilog

    pc keyboard ic

    Abstract: altera stratix ii ep2s60 circuit diagram bc 327 K.D carrier detect phase shift finder 15.21 pcie gen 2 payload SIIGX52006-1 free transistor equivalent book DIODE ED 34 transistor bd 242
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    DM25L

    Abstract: aj29 diode ap13 diode
    Text: B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0


    Original
    PDF PT-EP2SGX90-1 F1152) F1508 DM25L aj29 diode ap13 diode

    full subtractor implementation using multiplexer

    Abstract: 5 bit multiplier using adders EP2S60 EP2S90 EP2S15 EP2S180 EP2S30
    Text: Section IV. Digital Signal Processing DSP This section provides information for design and optimization of digital signal processing (DSP) functions and arithmetic operations in the onchip DSP blocks. This section contains the following chapter: • Revision History


    Original
    PDF

    CQ 419

    Abstract: CYPRESS CROSS REFERENCE dual port sram EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original
    PDF

    free transistor equivalent book

    Abstract: HD-SDI over sdh 3D123 CEI 23-16 Chapter 3 Synchronization diode handbook GX 010 texas handbook transistor DATA REFERENCE handbook vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    pin configuration of IC 1619

    Abstract: pin configuration for half adder U 1560 CQ 245 D 1609 VO A1 JD 1801 dct verilog code jd 1801 data sheet logic diagram to setup adder and subtractor LPM 562 force sensor sensor 3414
    Text: Stratix II Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V1-4.4 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    transistor gx 734

    Abstract: 1451 encoder bst 1046 Crossbar Switches SONET SDH vhdl code for 16 prbs generator din 2768 rx2 1107 MA1567
    Text: Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing


    Original
    PDF

    epcs16si8n

    Abstract: C51014-3 EPCS128SI16N 56FFFF EPCS64 EPCS1SI8N CG-250
    Text: 4. Serial Configuration Devices EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 Data Sheet C51014-3.0 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Altera Corporation August 2007


    Original
    PDF EPCS16, EPCS64, EPCS128) C51014-3 128-Mbit 16-pin EPCS16. epcs16si8n EPCS128SI16N 56FFFF EPCS64 EPCS1SI8N CG-250

    EP2SGX60EF1152C4N

    Abstract: equivalent transistor K 3562 EP2SGX60DF780I4N EP2SGX60EF1152C5 EP2SGX60DF780I4 EP2SGX60DF780C5 HD-SDI serializer EP2SGX60EF1152I4N EP2SGX130GF1508C5
    Text: Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing


    Original
    PDF EP2SGX130GF40C3ES EP2SGX130G EP2SGX130GF40C3NES EP2SGX130GF40C4ES EP2SGX130GF40C4NES EP2SGX130GF40C5ES EP2SGX130GF40C5NES EP2SGX130GF1508C3 EP2SGX130GF1508C3N EP2SGX130GF1508C4 EP2SGX60EF1152C4N equivalent transistor K 3562 EP2SGX60DF780I4N EP2SGX60EF1152C5 EP2SGX60DF780I4 EP2SGX60DF780C5 HD-SDI serializer EP2SGX60EF1152I4N EP2SGX130GF1508C5

    verilog code for 4 bit ripple COUNTER

    Abstract: Quartus II Handbook version 9.1 image processing
    Text: Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration and JTAG boundaryscan testing information, DC operating conditions, AC timing


    Original
    PDF

    a 1757 transistor

    Abstract: Cyclone II FPGA vhdl code for asynchronous fifo TH 2028 3414 TRANSISTOR
    Text: Section I. Stratix II GX Device Data Sheet This section provides designers with the data sheet specifications for Stratix II GX devices. They contain feature definitions of the transceivers, internal architecture, configuration and JTAG boundaryscan testing information, DC operating conditions, AC timing


    Original
    PDF

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original
    PDF P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS

    Stratix II GX FPGA Development Board Reference Manual

    Abstract: altera board
    Text: PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com P25-36002-01 Document Version: Document Date: 1.0.2 April 2007 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF P25-36002-01 Stratix II GX FPGA Development Board Reference Manual altera board