Untitled
Abstract: No abstract text available
Text: Communication Line – MAD28 Series 7 . 5 W S IN G LE & DUAL OUTPUT DC/DC CO NV ERTE R Specifications INPUT Input voltage range Input surge voltage 100ms max Input filter OUTPUT Voltage accuracy Voltage balance (dual) Temperature coefficient Ripple and noise 20MHz BW
|
Original
|
MAD28
100ms
20MHz
8-36V
6-72V
20VDC
50VDC
100VDC
100mV
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V320USC Universal System Controller • • • • • • PCI System Controller for 32-Bit MIPS and SuperH™ System Interface Device Highlights Overview • Glueless interface between popular MIPS and SuperH processors and the standard 32-bit PCI bus
|
Original
|
V320USC
32-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V320USC Universal System Controller • • • • • • PCI System Controller for 32-Bit MIPS and SuperH™ System Interface Device Highlights Overview • Glueless interface between popular MIPS and SuperH processors and the standard 32-bit PCI bus
|
Original
|
V320USC
32-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V320USC Universal System Controller • • • • • • PCI System Controller for 32-Bit MIPS and SuperH™ System Interface Device Highlights Introduction • Glueless interface between popular MIPS™ and SuperH™ processors and the standard 32-bit PCI
|
Original
|
V320USC
32-Bit
|
PDF
|
AD27
Abstract: AD29 V320USC V320USC-75 AD1485
Text: DS-UC01-0102.fm Page 1 Wednesday, June 30, 1999 7:30 PM Datasheet V320USC Universal System Controller PCI System Controller for 32-Bit MIPS and SuperH™ System Interface • Glueless interface between popular MIPS™ and SuperH™ processors and the standard 32-bit PCI bus
|
Original
|
DS-UC01-0102
V320USC
32-Bit
DS-UC01-0102
AD27
AD29
V320USC-75
AD1485
|
PDF
|
BLM31A601SPT
Abstract: 330 transistor sc520 SW DIP-3 ECSMA-25 752-10-1-472-J foxconn 12J8 74ALVCH16245DGG panasonic tc21
Text: Élan SC520 Microcontroller Customer Development Platform Schematics A B C D E Table of Contents 4 ElanSC520 Microcontroller Customer Development Platform 3 Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page Page
|
Original
|
lanTMSC520
SC520
M512x
ElanSC520
KT11P2SM
ETC8114
Molex39-29-9202
BLM31A601SPT
330 transistor
SW DIP-3
ECSMA-25
752-10-1-472-J
foxconn
12J8
74ALVCH16245DGG
panasonic tc21
|
PDF
|
MPU-401
Abstract: PC97 PT-101 "multiplexed command" schmitt trigger IC echo reverb chorus ic ess modem audiodrive
Text: PRELIMINARY AGOGO-XP AudioDrive Solution Product Brief DESCRIPTION Legacy DOS Game Support The AGOGO-XP PCI Audio Accelerator represents a new generation of architecture that not only meets the new demands of advanced PC audio applications but also enables the integration of a complete
|
Original
|
64-Voice
MPU-401
SAM0034A
MPU-401
PC97
PT-101
"multiplexed command"
schmitt trigger IC
echo reverb chorus ic
ess modem
audiodrive
|
PDF
|
D2396
Abstract: D-74211 MAD44 ROE capacitor 220 SMC 2060 D101 D102 D112 STP3020 ROE capacitor F5 90
Text: STP3020 July 1997 SMC System Memory Controller DATA SHEET DESCRIPTION The STP3020 System Memory controller SMC interfaces to an array of DRAM and VRAM SIMMs. It accelerates graphics and imaging to main memory and frame buffers. It also provides the interface for video I/O
|
Original
|
STP3020
STP3020
STP3021
STP3022
STP3020PGA
299-Pin
STP3020TAB
416-Lead
D2396
D-74211
MAD44
ROE capacitor 220
SMC 2060
D101
D102
D112
ROE capacitor F5 90
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V370PDC PCI SDRAM Controller • • • • • • High Performance PCI Target Interface with Integrated SDRAM Controller Device Highlights Overview • Fully compliant with PCI 2.2 specification target interface The V370PDC PCI SDRAM Controller simplifies
|
Original
|
V370PDC
32-bit
168-pin
|
PDF
|
PBIT2119
Abstract: MTBF fit IGBT 1200 powerbox
Text: S TA N D A R D P O W E R S U P P L I E S & C U S T O M I S E D S O L U T I O N S POWERING PROGRESS The Powerbox Group S TA N D A R D The Powerbox Group Established in 1974 the Powerbox Group has successfully grown to be one of Europe’s leading suppliers
|
Original
|
ES-08902
ES-28027
SE-646
PBIT2119
MTBF fit IGBT 1200
powerbox
|
PDF
|
M-BD58
Abstract: OZ862AS PC97551 sd diode mx c425 BANIAS 15 pin D-SUB oBD quanta quanta computer AAD22 MBD58
Text: 5 4 3 NR1 MLB Block Diagram 2 1 01 CPU BANIAS CPU&NB Thermal Sensor u-FCPGA 478PIN D D FSB 4X100MHZ CRT CRT DDC2B 1x D-SUB 15-Pin Memory DDR400 NB 3200MB/s LCD 2x LVDS 1x SXGA+ ATI RS300MB 2x SODIMM NTSC/PAL TV-Out 596 BGA 1x 3.5 Jack A-LINK 66MHZ C HDD ATA
|
Original
|
478PIN
4X100MHZ
15-Pin
DDR400
3200MB/s
RS300MB
66MHZ
66/100MHz
RJ-45
M-BD58
OZ862AS
PC97551
sd diode mx c425
BANIAS
15 pin D-SUB oBD
quanta
quanta computer
AAD22
MBD58
|
PDF
|
IT8512
Abstract: Sis 968 RTS5158 sis m672 G1410 SiSm672 sis 307elv sis307elv sis*307elv ME2N7002E
Text: 5 4 3 2 1 B test Modification P6. Prepare R502,C615 footprint and change R146 to 0603 for EMI request DACAVDD1 change source to VCC1.8 through a 3.3 ohm resistor R488 to solve CRT ripple issue D C P29. CON3 KB pin define follow PB2 Swap CP1,CP5,CP6,CP3,CP2,CP4 for layout smooth
|
Original
|
pin27
pin30
MMBT3906
10ohm
15ohm
330R/4
1U/25V/X7R
01U/50V/X7R
IT8512
Sis 968
RTS5158
sis m672
G1410
SiSm672
sis 307elv
sis307elv
sis*307elv
ME2N7002E
|
PDF
|
47d-15
Abstract: No abstract text available
Text: STP3020 S un M ic r o e l e c t r o n ic s July 1997 SMC System Memory Controller DATA SHEET D e s c r ip t io n The STP3020 System M em ory controller SMC interfaces to an array of DRAM and VRAM SIMM s. It acceler ates graphics and im aging to m ain memory and fram e buffers. It also provides the interface for video I/O
|
OCR Scan
|
STP3020
STP3020
STP3021
STP3022
STP302D
416-Lead
STP3020PGA
STP3020TAB
299-Pin
47d-15
|
PDF
|
SuperSPARC
Abstract: Mbus master 250 slave circuit tmx390 STP1091-60
Text: S un M icroelectronics July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus sys
|
OCR Scan
|
STP1091
STP1020
STP1021
33x8k
STP1091PGA-75
STP1091PGA-90
STP1020HS
STP1091
SuperSPARC
Mbus master 250 slave circuit
tmx390
STP1091-60
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: P[R3 [D IU) ST [p^EWOH in te i 82961 KD PRINTER COPROCESSOR High Performance Printer Coprocessor* — Direct Interface to Intel’s i960 KA or KB* 32-Bit Embedded Processors Direct Generic Printer Engine Interface — TEC, Canon, Ricoh, Okidata and Ink
|
OCR Scan
|
32-Bit
82961KD
82961KD
|
PDF
|
ink cartridge electrical pinout
Abstract: canon cartridge ic I0A10 canon ink cartridge chip ink cartridge chip 8296 intel
Text: ra @ P y Y in te ! IP G ^ E W D IW 82961KD PRINTER COPROCESSOR High Performance Printer Coprocessor* — Direct Interface to Intel’s i960 KA or KB* 32-Bit Embedded Processors Direct Generic Printer Engine Interface — TEC, Canon, Ricoh, Okidata and Ink
|
OCR Scan
|
82961KD
32-Bit
82961KD
ink cartridge electrical pinout
canon cartridge ic
I0A10
canon ink cartridge chip
ink cartridge chip
8296 intel
|
PDF
|
Untitled
Abstract: No abstract text available
Text: W f f g i * « % llr £ V 3 7 0 P D C Rev. AO High Performance PCI SDRAM Controller with Integrated Peripheral Control Unit j, v f »KO * • Fully compliant with PCI 2.2 specification target interface • Hot Swap Ready PICMG Hot Swap Specification • Multiplexed or Non-multiplexed 8-, 16-, or 32-bit
|
OCR Scan
|
32-bit
168-pin
32-bit
2348G
|
PDF
|
mrd 14b
Abstract: ba1643
Text: • 5 3 0 4 0 0 4 O O l E S L b 07^ L L C L64862 Mbus to Sbus Interface MSI Technical Manual Publication ID: M 14023 Publication Date: October 1, 1992 Company: L S I LOGIC CORP This title page is provided as a service by Inform ation Handling Services and displays
|
OCR Scan
|
L64862
0012Sfc
SparKIT-40/SS
mrd 14b
ba1643
|
PDF
|
ali m 3329
Abstract: PROCESSOR ALI 3329 ALI M 3329 d1 ali 3329 ali 3329 b 3329 ali LAD31 canon pinout cartridge printer ali m 3328 canon printer power supply
Text: [ P l ^ D P y t S T [pß?G in te i 82961KA PAGE PRINTER CONTROLLER High Integration i960 Page Printer Controller^1 — Direct Interface to 32-bit 80960KA or KB 2) Embedded Processors Direct Non-Impact Printer Video Interface — Automatic DMA Burst DRAM Access
|
OCR Scan
|
82961KA
32-bit
80960KA
82961KA
ali m 3329
PROCESSOR ALI 3329
ALI M 3329 d1
ali 3329
ali 3329 b
3329 ali
LAD31
canon pinout cartridge printer
ali m 3328
canon printer power supply
|
PDF
|
canon ink cartridge chip
Abstract: I0A10 canon pinout cartridge printer canon cartridge chip ink cartridge electrical pinout KD201 canon laser printer circuit diagram MD1508 pinout cartridge printer "canon " printer
Text: F ^ @ y ¥ IP IF S E ^ D E W in te i 82961KD PRINTER COPROCESSOR High Perform ance Printer Coprocessor* — Direct Interface to Intel’s i960® KA o r K B * 32-Bit Embedded Processors Direct Generic Printer Engine Interface — TEC, Canon, Ricoh, Okidata and Ink
|
OCR Scan
|
32-Bit
canon ink cartridge chip
I0A10
canon pinout cartridge printer
canon cartridge chip
ink cartridge electrical pinout
KD201
canon laser printer circuit diagram
MD1508
pinout cartridge printer
"canon " printer
|
PDF
|
sba20
Abstract: mbus master circuit
Text: S un M icro electro nics July 1997 MSI DATA SHEET MBus-to-SBus Interface D e s c r ip t io n The STP2011 MBus-to-SBus Interface MSI provides an interface between the MBus and the SBus and con trols access to the 1 /O subsystem. The MSI consists of two main functional blocks: the Memory Subsystem
|
OCR Scan
|
STP2011
sba20
mbus master circuit
|
PDF
|
TAZ BI-DIR
Abstract: Mbus master 250 slave circuit STP2103 MAD32
Text: S un M ic r o e le c t r o n ic s July 1997 EMC DATA SHEET Error-Correcting Memory Controller D e s c r ip t io n The STP2013 Error-Correcting Memory Controller control mechanism consists of a central arbiter that selects between MBus and graphics-request masters, while monitoring periodic refresh and VIO preemptive inter
|
OCR Scan
|
STP2013
STP2013
TAZ BI-DIR
Mbus master 250 slave circuit
STP2103
MAD32
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S T P 2 0 1 1 P G A -5 0 S un M ic r o e l e c t r o n ic s J u ly 1 9 9 7 MSI DATA SHEET MBus-to-SBus Interface D e s c r ip t io n The STP2011 M Bus-to-SBus Interface MSI provides an interface betw een the M Bus and the SBus and con trols access to the I / O subsystem. The M SI consists of two m ain functional blocks: the M em ory Subsystem
|
OCR Scan
|
STP2011
STP2011PGA-50
11PGA
STP2011
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Prelimina: SIARCTechnology STP1090A Business January Multi-Cache Controller ,TM DATA. SE ET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1090A is a high-perform ance external cache controller for the STP1020A SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used w hen a large secondary cache or an interface
|
OCR Scan
|
STP1090A
STP1090A
STP1020A
STP1021
33x8k
STP1020H
|
PDF
|
