Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3ĆSTATE OUTPUTS SCBS052B − JULY 1990 − REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125AD
SN64BCT125ADR
SN64BCT125AN
SN64BCT125ANSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3ĆSTATE OUTPUTS SCBS052B − JULY 1990 − REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
MIL-STD-883C
300-mil
SCBS052B
SN64i
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3ĆSTATE OUTPUTS SCBS052B − JULY 1990 − REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
MIL-STD-883C
300-mil
SCBS052B
SN64m/clocks
|
PDF
|
SN64BCT125A
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
4-Jun-2007
4-Oct-2007
SN64BCT125ADR
SN64BCT125ANSR
|
PDF
|
SN64BCT125A
Abstract: SN64BCT125AD SN64BCT125ADE4 SN64BCT125ADG4 SN64BCT125ADR SN64BCT125ADRE4 SN64BCT125ADRG4 SN64BCT125AN
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
SN64BCT125ADR
SN64BCT125ANSR
11-Mar-2008
SN64BCT125AD
SN64BCT125ADE4
SN64BCT125ADG4
SN64BCT125ADR
SN64BCT125ADRE4
SN64BCT125ADRG4
SN64BCT125AN
|
PDF
|
SN64BCT125A
Abstract: SN64BCT125AD SN64BCT125ADE4 SN64BCT125ADG4 SN64BCT125ADR SN64BCT125ADRE4 SN64BCT125ADRG4 SN64BCT125AN
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3ĆSTATE OUTPUTS SCBS052B − JULY 1990 − REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
SN64BCT125AD
SN64BCT125ADE4
SN64BCT125ADG4
SN64BCT125ADR
SN64BCT125ADRE4
SN64BCT125ADRG4
SN64BCT125AN
|
PDF
|
SN64BCT125A
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
4-Jun-2007
16-Jul-2007
SN64BCT125ADR
SN64BCT125ANSR
|
PDF
|
SN64BCT125A
Abstract: SN64BCT125AD SN64BCT125ADE4 SN64BCT125ADR SN64BCT125ADRE4 SN64BCT125AN SN64BCT125ANE4 SN64BCT125ANSR
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
SN64BCT125AD
SN64BCT125ADE4
SN64BCT125ADR
SN64BCT125ADRE4
SN64BCT125AN
SN64BCT125ANE4
SN64BCT125ANSR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
scyd013
sdyu001x
sgyc003d
scyb017a
|
PDF
|
SN64BCT125A
Abstract: SN64BCT125AD SN64BCT125ADR SN64BCT125AN SN64BCT125ANSR
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
SN64BCT125AD
SN64BCT125ADR
SN64BCT125AN
SN64BCT125ANSR
|
PDF
|
|
SN64BCT125A
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS SCBS052B – JULY 1990 – REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
|
PDF
|
6BCT125
Abstract: No abstract text available
Text: SN64BCT125A QUADRUPLE BUS BUFFER GATE WITH 3ĆSTATE OUTPUTS SCBS052B − JULY 1990 − REVISED MAY 1994 • • • • • D OR N PACKAGE TOP VIEW State-of-the-Art BiCMOS Design Significantly Reduces ICCZ High-Impedance State During Power-Up and Power-Down
|
Original
|
SN64BCT125A
SCBS052B
MIL-STD-883C
300-mil
SN64BCT125A
6BCT125
|
PDF
|
SN74ALVCH162245
Abstract: Schottky Barrier Diode Bus-Termination Array SN7400 CLOCKED SLLS210 SCAD001D TEXAS INSTRUMENTS SN7400 SERIES buffer SN74LVCC4245 sn74154 SDAD001C SN7497
Text: Section 4 Logic Selection Guide ABT – Advanced BiCMOS Technology . . . . . . . . . . . . . . . . . . . . . . . . . . 4–3 ABTE/ETL – Advanced BiCMOS Technology/ Enhanced Transceiver Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9
|
Original
|
|
PDF
|
FT 4013 d dual flip flop
Abstract: FT 4013 D flip flop 74HC octal bidirectional latch 74HCT 4013 DATASHEET 4511 pin configuration SN7432 fairchild CMOS TTL Logic Family Specifications 7805 acv Datasheet of decade counter CD 4017 sn74154
Text: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
|
PDF
|
SN74HC02 Spice model
Abstract: philips semiconductor data handbook SDAD001C SDFD001B SCAD001D SN7497 spice model SN74AHC14 spice Transistor Crossreference SLLS210 ci ttl sn74ls00
Text: LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE FIRST QUARTER 1997 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
|
PDF
|
transistor fn 1016
Abstract: SN74HC1G00 SCAD001D sn74154 SN74ALVC1G32 JK flip flop IC SDFD001B philips 18504 FB 3306 CMOS Data Book Texas Instruments Incorporated
Text: W O R L D L Logic Selection Guide August 1998 E A D E R I N L O G I C P R O D U C T S LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE AUGUST 1998 IMPORTANT NOTICE Texas Instruments and its subsidiaries TI reserve the right to make changes to their products or
|
Original
|
|
PDF
|
T flip flop IC
Abstract: pin designation for CD40110B IC 74LS series logic gates 3 input or gate FT 4013 d dual flip flop ic cmos 4011 CD4001* using NAND gates IC CD 4033 pin configuration Quad 2 input nand gate cd 4093 FT 4013 D flip flop 74HCT 4013 DATASHEET
Text: T H E W O R L D L E A D E R I N L O G I C P R O D U C T S Logic Selection Guide February 2000 1999 EEProduct News PRODUCTS OF THE YEAR AWARD New products for prototype design AVC Advanced Very-Low-Voltage CMOS Logic See Section 4 LOGIC OVERVIEW 1 FUNCTIONAL INDEX
|
Original
|
|
PDF
|