Untitled
Abstract: No abstract text available
Text: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
SCBA004C
SDYA010
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV74, SN74LV74 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
SDYA010
SDYA012
|
PDF
|
SN54LV74
Abstract: SN74LV74
Text: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
|
PDF
|
SN54LV74
Abstract: SN74LV74 SN74LV74D SN74LV74DBLE SN74LV74DR SN74LV74PWLE SN74LV74PWR
Text: SN54LV74, SN74LV74 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
SN74LV74D
SN74LV74DBLE
SN74LV74DR
SN74LV74PWLE
SN74LV74PWR
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV74, SN74LV74 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV74, SN74LV74 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
|
PDF
|
SN54LV74
Abstract: SN74LV74
Text: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS189C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C Typical VOHV (Output VOH Undershoot)
|
Original
|
SN54LV74,
SN74LV74
SCLS189C
MIL-STD-883C,
JESD-17
300-mil
SN54LV74
SN74LV74
|
PDF
|
SN74ALVCH162245
Abstract: Schottky Barrier Diode Bus-Termination Array SN7400 CLOCKED SLLS210 SCAD001D TEXAS INSTRUMENTS SN7400 SERIES buffer SN74LVCC4245 sn74154 SDAD001C SN7497
Text: Section 4 Logic Selection Guide ABT – Advanced BiCMOS Technology . . . . . . . . . . . . . . . . . . . . . . . . . . 4–3 ABTE/ETL – Advanced BiCMOS Technology/ Enhanced Transceiver Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9
|
Original
|
|
PDF
|
SN74HC02 Spice model
Abstract: philips semiconductor data handbook SDAD001C SDFD001B SCAD001D SN7497 spice model SN74AHC14 spice Transistor Crossreference SLLS210 ci ttl sn74ls00
Text: LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE FIRST QUARTER 1997 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV74, SN74LV74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SC LS 189C - FEBRUARY 1993 - REVISED APRIL 1986 EPIC Enhanced-Performance Implanted CMOS 2-|i Process Typical V q l p (Output Ground Bounce) < 0.8 V at VCc. Ta = 25°C Typical V q h v (Output Voh Undershoot)
|
OCR Scan
|
SN54LV74,
SN74LV74
MIL-STD-883C,
JESD-17
300-mll
|
PDF
|