AL-N11
Abstract: C6000 SPRU189 SPRU190 TMS320C6000 ALN11 sys10 ALN10
Text: TMS320TCI648x DSP Software-Programmable Phase-Locked Loop PLL Controller User's Guide Literature Number: SPRU806 December 2005 2 SPRU806 – December 2005 Contents Preface . 5
|
Original
|
TMS320TCI648x
SPRU806
AL-N11
C6000
SPRU189
SPRU190
TMS320C6000
ALN11
sys10
ALN10
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320C6472 SPRS612G – JUNE 2009 – REVISED JULY 2011 www.ti.com TMS320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
TMS320C6472
SPRS612G
TMS320C6472
8/16-Bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320TCI6482 www.ti.com SPRS246K – APRIL 2005 – REVISED MARCH 2012 TMS320TCI6482 Communications Infrastructure Digital Signal Processor Check for Samples: TMS320TCI6482 1 Features 12 • High-Performance Communications Infrastructure DSP TCI6482 – 1.17-, 1-, and 0.83-ns Instruction Cycle Time
|
Original
|
TMS320TCI6482
SPRS246K
TCI6482)
83-ns
850-MHz,
32-Bit
16-Bits)
TMS320C64x+
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320C6472 SPRS612G – JUNE 2009 – REVISED JULY 2011 www.ti.com TMS320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
TMS320C6472
SPRS612G
TMS320C6472
TMS320C64x+
32-Bit
16-Bits)
16-Bit)
256K-Bit
32K-Byte)
|
PDF
|
CSR BC5
Abstract: TX01 TMS320C64x DSP Megamodule Reference Guide
Text: TMS320C6472 SPRS612G – JUNE 2009 – REVISED JULY 2011 www.ti.com TMS320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
TMS320C6472
SPRS612G
TMS320C6472
TMS320C64x+
32-Bit
16-Bits)
16-Bit)
256K-Bit
32K-Byte)
CSR BC5
TX01
TMS320C64x DSP Megamodule Reference Guide
|
PDF
|
CDMA system implementation
Abstract: No abstract text available
Text: www.ti.com TMS320TCI6482 Communications Infrastructure Digital Signal Processor SPRS246E – APRIL 2005 – REVISED DECEMBER 2006 1 TMS320TCI6482 Communications Infrastructure Digital Signal Processor 1.1 Features • • • • • • • • High-Performance Fixed-Point DSP TCI6482
|
Original
|
TMS320TCI6482
SPRS246E
TCI6482)
850-MHz
32-Bit
16-Bits)
TMS320C64x
16-Bit)
TMS320C64x+
CDMA system implementation
|
PDF
|
RS 8223
Abstract: CDMA system implementation
Text: www.ti.com TMS320TCI6482 Communications Infrastructure Digital Signal Processor SPRS246E – APRIL 2005 – REVISED DECEMBER 2006 1 TMS320TCI6482 Communications Infrastructure Digital Signal Processor 1.1 Features • • • • • • • • High-Performance Fixed-Point DSP TCI6482
|
Original
|
TMS320TCI6482
SPRS246E
TCI6482)
850-MHz
32-Bit
16-Bits)
TMS320C64x
16-Bit)
TMS320C64x+
RS 8223
CDMA system implementation
|
PDF
|
SCR RC10
Abstract: tim02 a15 c15 106c 12p 02B07FFF 02C30000 fcbga package weight TMS320C6000 C6000 0257FFFF LOG RX2 0808
Text: SM320C6472-HiRel www.ti.com SPRS696B – SEPTEMBER 2010 – REVISED OCTOBER 2010 SM320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
SM320C6472-HiRel
SPRS696B
SM320C6472
8/16-Bit
SCR RC10
tim02
a15 c15 106c 12p
02B07FFF
02C30000
fcbga package weight
TMS320C6000
C6000
0257FFFF
LOG RX2 0808
|
PDF
|
SPRM316
Abstract: C6000 DDR2-533 TCI6486 TMS320C6000 TMS320TCI6486 CSR BC5 TMS320TCI6486ZTZ 070CH
Text: TMS320TCI6486 www.ti.com SPRS300I – FEBRUARY 2006 – REVISED OCTOBER 2009 TMS320TCI6486 Communications Infrastructure Digital Signal Processor Check for Samples :TMS320TCI6486 1 Features 1 • Six On-Chip TMS320C64x+ Megamodules • Endianess: Little Endian, Big Endian
|
Original
|
TMS320TCI6486
SPRS300I
TMS320TCI6486
TMS320C64x+
32-Bit
16-Bits)
16-Bit)
256K-Bit
SPRM316
C6000
DDR2-533
TCI6486
TMS320C6000
CSR BC5
TMS320TCI6486ZTZ
070CH
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320TCI6482 SPRS246J – APRIL 2005 – REVISED JULY 2011 www.ti.com TMS320TCI6482 Communications Infrastructure Digital Signal Processor Check for Samples: TMS320TCI6482 1 Features 12 • High-Performance Communications Infrastructure DSP TCI6482 – 1.17-, 1-, and 0.83-ns Instruction Cycle Time
|
Original
|
TMS320TCI6482
SPRS246J
TMS320TCI6482
TCI6482)
83-ns
850-MHz,
32-Bit
16-Bits)
TMS320C64x
|
PDF
|
TNETV3020
Abstract: RGMII V1.3 SPRA839 1.5V RGMII SPRS300 SPRM316 MDIO controller TMS320TCI6486 SPRU811 SPRS612
Text: Application Report SPRAAQ4B – January 2008 – Revised October 2009 TMS320C6472/TMS320TCI6486 Hardware Design Guide Thomas Johnson . Digital Signal Processing Solutions ABSTRACT
|
Original
|
TMS320C6472/TMS320TCI6486
TMS320C6472/TMS320TCI6486
C6472/TCI6486)
C6472/TCI6486
TMS320TCI6486
SPRS300)
TMS320C6472
SPRS612)
TNETV3020
RGMII V1.3
SPRA839
1.5V RGMII
SPRS300
SPRM316
MDIO controller
SPRU811
SPRS612
|
PDF
|
MDIO controller
Abstract: C6000 DDR2-533 TMS320C6000 TMS320C64x DSP Megamodule Reference Guide BED02
Text: TMS320C6472 www.ti.com SPRS612B – JUNE 2009 – REVISED OCTOBER 2009 TMS320C6472 Fixed-Point Digital Signal Processor Check for Samples :TMS320C6472 1 Features 1 • • • • • • • • • • • • Message Passing, DirectIO Support, Error Management Extensions, and
|
Original
|
TMS320C6472
SPRS612B
TMS320C6472
8/16-Bit
MDIO controller
C6000
DDR2-533
TMS320C6000
TMS320C64x DSP Megamodule Reference Guide
BED02
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320C6472 www.ti.com SPRS612D – JUNE 2009 – REVISED JULY 2010 TMS320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
TMS320C6472
SPRS612D
TMS320C6472
8/16-Bit
|
PDF
|
viterbi algorithm
Abstract: No abstract text available
Text: TMS320TCI6482 Communications Infrastructure Digital Signal Processor www.ti.com SPRS246G – APRIL 2005 – REVISED APRIL 2009 1 Features • • • • • • • • High-Performance Communications Infrastructure DSP TCI6482 – 1.17-, 1-, and 0.83-ns Instruction Cycle Time
|
Original
|
TMS320TCI6482
SPRS246G
TCI6482)
83-ns
850-MHz,
32-Bit
16-Bits)
TMS320C64x
16-Bit)
TMS320C64x+
viterbi algorithm
|
PDF
|
|
|
CSR 8811
Abstract: 8821P TMS320TCI6484
Text: TMS320TCI6484 Communications Infrastructure Digital Signal Processor Data Manual Literature Number: SPRS438E October 2009 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not
|
Original
|
TMS320TCI6484
SPRS438E
TMS320TCI6484
SPRS438E--October
CSR 8811
8821P
|
PDF
|
Transistor tip 126m
Abstract: TMS320TCI6484 TMS320C6457 DSP Ethernet Media Access Controller baseband MAC IC D100 scr a118 TA 8264 analog Rake search accelerator TMS320TCI6487 5h a200 transistor microprocessor ic 501b
Text: TMS320TCI6484 Communications Infrastructure Digital Signal Processor Data Manual Literature Number: SPRS438E October 2009 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not
|
Original
|
TMS320TCI6484
SPRS438E
SPRS438E--October
TMS320TCI6484
Transistor tip 126m
TMS320C6457 DSP Ethernet Media Access Controller
baseband MAC IC D100
scr a118
TA 8264 analog
Rake search accelerator
TMS320TCI6487
5h a200 transistor
microprocessor ic 501b
|
PDF
|
rake complex
Abstract: CDMA system implementation
Text: TMS320TCI6482 www.ti.com SPRS246K – APRIL 2005 – REVISED MARCH 2012 TMS320TCI6482 Communications Infrastructure Digital Signal Processor Check for Samples: TMS320TCI6482 1 Features 12 • High-Performance Communications Infrastructure DSP TCI6482 – 1.17-, 1-, and 0.83-ns Instruction Cycle Time
|
Original
|
TMS320TCI6482
SPRS246K
TMS320TCI6482
TCI6482)
83-ns
850-MHz,
32-Bit
16-Bits)
TMS320C64x
rake complex
CDMA system implementation
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320C6472 SPRS612G – JUNE 2009 – REVISED JULY 2011 www.ti.com TMS320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
TMS320C6472
SPRS612G
TMS320C6472
TMS320C64x+
32-Bit
16-Bits)
16-Bit)
256K-Bit
32K-Byte)
|
PDF
|
Gigabit Ethernet MAC SPI
Abstract: R065 51L2 cdma design implementation
Text: www.ti.com TMS320TCI6482 Communications Infrastructure Digital Signal Processor SPRS246C – APRIL 2005 – REVISED MARCH 2006 TMS320TCI6482 Communications Infrastructure Digital Signal Processor 1.1 • • • • • • • • Features High-Performance Fixed-Point DSP TCI6482
|
Original
|
TMS320TCI6482
SPRS246C
125-Gbps
32-Bit
DDR2-533
32-/16-Bit
33-/66-MHz,
Gigabit Ethernet MAC SPI
R065
51L2
cdma design implementation
|
PDF
|
112Bf
Abstract: SPRA387 0260F
Text: TMS320C6472 www.ti.com SPRS612B – JUNE 2009 – REVISED OCTOBER 2009 TMS320C6472 Fixed-Point Digital Signal Processor Check for Samples :TMS320C6472 1 Features 1 • • • • • • • • • • • • Message Passing, DirectIO Support, Error Management Extensions, and
|
Original
|
TMS320C6472
SPRS612B
TMS320C6472
TMS320C64x+
32-Bit
16-Bits)
16-Bit)
256K-Bit
112Bf
SPRA387
0260F
|
PDF
|
BC5 CSR
Abstract: S128128
Text: TMS320C6472 www.ti.com SPRS612D – JUNE 2009 – REVISED JULY 2010 TMS320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
TMS320C6472
SPRS612D
TMS320C6472
TMS320C64x+
32-Bit
16-Bits)
16-Bit)
256K-Bit
32K-Byte)
BC5 CSR
S128128
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TMS320C6472 SPRS612G – JUNE 2009 – REVISED JULY 2011 1.1 www.ti.com CTZ/ZTZ BGA Package Bottom View The TMS320C6472 devices are designed for a package temperature range of 0°C to 85°C (commercial temperature range) or -40°C to 100°C (extended temperature range).
|
Original
|
TMS320C6472
SPRS612G
TMS320C6472
500-MHz
625-MHz
737-Pin
|
PDF
|
TMS320TCI6484
Abstract: No abstract text available
Text: TMS320TCI6484 Communications Infrastructure Digital Signal Processor Data Manual Literature Number: SPRS438E October 2009 PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not
|
Original
|
TMS320TCI6484
SPRS438E
SPRS438Eâ
TMS320TCI6484
|
PDF
|
C6000
Abstract: DDR2-533 TMS320C6000 CSR BC5 LOG TX2 1108 rx2freebuffer rgmii specification tnetv Y10-Y12 002BFF
Text: TMS320C6472 www.ti.com SPRS612F – JUNE 2009 – REVISED FEBRUARY 2011 TMS320C6472 Fixed-Point Digital Signal Processor 1 Features • • • • • • • • • • • Congestion Control • IEEE 1149.6 Compliant I/Os – UTOPIA • UTOPIA Level 2 Slave ATM Controller
|
Original
|
TMS320C6472
SPRS612F
TMS320C6472
8/16-Bit
C6000
DDR2-533
TMS320C6000
CSR BC5
LOG TX2 1108
rx2freebuffer
rgmii specification
tnetv
Y10-Y12
002BFF
|
PDF
|