Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XAPP240 Search Results

    XAPP240 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    4 X 4 CROSSPOINT SWITCH WITH CONTROL MEMORY

    Abstract: Crossbar XAPP232 XAPP233 XAPP240 XCV405E XCV812E XAPP131 XAPP133 XAPP230
    Text: Application Note: Virtex-EM Family R XAPP240 v1.0 March 14, 2000 High-Speed Buffered Crossbar Switch Design Using Virtex-EM Devices Author: Vinita Singhal and Robert Le Summary High-speed switches are increasingly required in high-bandwidth applications. In the face of


    Original     		XAPP240 4 X 4 CROSSPOINT SWITCH WITH CONTROL MEMORY Crossbar XAPP232 XAPP233 XAPP240 XCV405E XCV812E XAPP131 XAPP133 XAPP230 PDF

    matched filter in vhdl

    Abstract: XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch
    Text: DataSource CD-ROM Q4-01 Xilinx Application Notes Summaries Title Size Summary Family Design Loadable Binary Counters 40 KB XAPP004 XC3000 VIEWlogi OrCAD Register Based FIFO 60 KB XAPP005 XC3000 VIEWlogi OrCAD Boundary Scan Emulator for XC3000 80 KB XAPP007 XC3000


    Original     		Q4-01 XC3000 XC4000E XC4000 XC4000/XC5200 matched filter in vhdl XAPP012 Insight Spartan-II demo board vhdl code for crossbar switch XAPP029 verilog code for cdma transmitter FPGA Virtex 6 pin configuration xapp005 verilog code for 16 kb ram verilog code for crossbar switch PDF

    XAPP029

    Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
    Text: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.


    Original     		Q4-01 XAPP004 XAPP005 XC3000 Desi49 XC18V00, XC9500XL, XC9500XV, XAPP501 XC9500, XAPP029 adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper PDF