Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ADSQ Search Results

    SF Impression Pixel

    ADSQ Price and Stock

    LEDIL CA13119_STRADA-SQ-A-T

    LED Lighting Lenses Assemblies Clear Lens Square
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics CA13119_STRADA-SQ-A-T
    • 1 $3.49
    • 10 $2.75
    • 100 $2.42
    • 1000 $2.41
    • 10000 $2.38
    Get Quote

    IKALOGIC SAS SCANAQUAD SQ200

    Logic analyser; USB; 50V; 50x50x15mm; Ch: 4; 4Mpts/ch; 200MHz
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TME SCANAQUAD SQ200 11 1
    • 1 $207.49
    • 10 $207.49
    • 100 $207.49
    • 1000 $207.49
    • 10000 $207.49
    Buy Now

    ADSQ Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: ADSQ-1410 ® Quad 14-Bit, 10 MSPS Sampling A/D Converter PRELIMINARY PRODUCT OVERVIEW The ADSQ-1410 is a quad 10MSPS sampling A/D optimized for applications where low noise performance and the ability to convert full-scale step input signals at a 10 MHz conversion rate are


    Original
    PDF ADSQ-1410 14-Bit, ADSQ-1410 10MSPS

    Stanyl TC

    Abstract: ADSQ Stanyl ADSQ1410 chc smt 162b5
    Text: www.murata-ps.com ADSQ-1410 Quad 14-Bit, 10 MSPS Sampling A/D Converter PRELIMINARY PRODUCT OVERVIEW The ADSQ-1410 is a quad 10MSPS sampling A/D optimized for applications where low noise performance and the ability to convert full-scale step input signals at a 10 MHz conversion rate are


    Original
    PDF ADSQ-1410 14-Bit, ADSQ-1410 10MSPS Stanyl TC ADSQ Stanyl ADSQ1410 chc smt 162b5

    Untitled

    Abstract: No abstract text available
    Text: ADSQ-1410 ® Quad 14-Bit, 10 MSPS Sampling A/D Converter PRELIMINARY PRODUCT OVERVIEW The ADSQ-1410 is a quad 10MSPS sampling A/D optimized for applications where low noise performance and the ability to convert full-scale step input signals at a 10 MHz conversion rate are


    Original
    PDF ADSQ-1410 14-Bit, ADSQ-1410 10MSPS ADSQ-1410-C ADSQ-1410-EX-C 66-PIN)

    339 D

    Abstract: 339d
    Text: ADSQ-1410S Quad 14-Bit, 10MPS Sampling A/D Converter PRELIMINARY FEATURES PRODUCT OVERVIEW  Quad 14-bit resolution; 10MSPS sampling rate The low-cost ADSQ-1410S is a Quad 10MSPS sampling A/D. This device has been optimized for imaging applications so as to provide lowest noise


    Original
    PDF ADSQ-1410S 14-Bit, 10MPS 14-bit 10MSPS 66-pin ADSQ-1410S 10MHz 339 D 339d

    Transistor TT 2246

    Abstract: TT 2206 datasheet apm 4906 TT 2206 transistor tt 2206 tt 2246 bt 7377 SOT-23 AAAA bc 5478 AAXZ
    Text: SOT TOPMARKS: 2 and 4 Letter ID Coding SOT Topmarks − April 24, 2005 Sorted By Part Number Sorted By Topmark Part Prefix Number Suffix Topmark Package Part Prefix Number Suffix Topmark Package LM 4040A EM3−2.1 FZNG 3/SOT−23 MAX 1916 ZT 1111 6/SOT−23


    Original
    PDF 3/SOT-23 6/SOT-23 10/uMAX 3/SC-70 Transistor TT 2246 TT 2206 datasheet apm 4906 TT 2206 transistor tt 2206 tt 2246 bt 7377 SOT-23 AAAA bc 5478 AAXZ

    LMX324

    Abstract: S14 SOT23-8 LMX321 LMX321AUK-T LMX321AXK-T LMX358 LMX358AKA-T LMX358ASA 192103
    Text: 19-2103; Rev 1; 10/06 Single/Dual/Quad, General-Purpose, Low-Voltage, Rail-to-Rail Output Op Amps The LMX321/LMX358/LMX324 are single/dual/quad, low-cost, low-voltage, pin-to-pin compatible upgrades to the LMV321/LMV358/LMV324 family of general purpose op amps. These devices offer rail-to-rail outputs


    Original
    PDF LMX321/LMX358/LMX324 LMV321/LMV358/LMV324 400pF. LMX321/LMX358/LMX324 LMX324 S14 SOT23-8 LMX321 LMX321AUK-T LMX321AXK-T LMX358 LMX358AKA-T LMX358ASA 192103

    vhdl code 8 bit processor

    Abstract: schematic diagram atom free circuit diagram usb logic analyzer schematic diagram intel atom usb port connection diagram
    Text: Quartus May 1999, ver. 1 Introduction Programmable Logic Development System & Software Data Sheet As device densities increase, design methodologies for programmable logic devices PLDs must continue to evolve. The QuartusTM software, Altera’s fourth-generation development system for programmable logic,


    Original
    PDF

    SHM-LM2

    Abstract: ADSD-1405MC ADC-HX12BGC DAC-608C SHM-45MC SHM-45MM CCDs Charge Coupled Devices ADC-810MM SHM-LM-2 ADC-Hx12
    Text: Data Acquisition Products CCD Signal Processor/Imaging Converters A/D Converters Sampling A/D Converters Digital-to-Analog Converters Sample/Hold Amplifiers Single-Package Data Acquisition Sing Multiplexers Amplifiers www.murata-ps.com About Murata Power Solutions


    Original
    PDF D-80045 D-80336 SHM-LM2 ADSD-1405MC ADC-HX12BGC DAC-608C SHM-45MC SHM-45MM CCDs Charge Coupled Devices ADC-810MM SHM-LM-2 ADC-Hx12

    QFP JEDEC tray

    Abstract: No abstract text available
    Text: QFP Carrier & Development Socket June 1996, ver. 10 Features Data Sheet • ■ ■ ■ ■ General Description Quad flat pack QFP carriers protect fragile leads on QFP devices during shipping and device handling. QFP development sockets allow on-board electrical and mechanical


    Original
    PDF 304-pin QFP JEDEC tray

    adsq

    Abstract: usb port connection diagram BYTEBLASTER
    Text: Quartus May 1999, ver. 1.01 Introduction Programmable Logic Development System & Software Data Sheet As device densities increase, design methodologies for programmable logic devices PLDs must continue to evolve. The QuartusTM software, Altera’s fourth-generation development system for programmable logic,


    Original
    PDF

    PEB2255

    Abstract: ADSQ L5024 7432 VG96 386EX x025 u3 16,384 Mhz 386EX VG96 D1522
    Text: 3 4 GND CON1 D7 24A DACKQ0 24B D15 24C GND 23A P3_1 23B GND 23C CLK 22A DACKQ1 DATENQ 22C 22B GND 21A P3_7 21B RES 21C BHEQ 20A CSQ0 20B RESQ 20C BLEQ 19A CSQ1 19B A25 19C WRQ 18A CSQ2 18B A24 18C GND 17A CSQ3 17B A23 17C READYQ W_RQ 16B 16A A22 16C GND 15A


    Original
    PDF

    LMX324

    Abstract: No abstract text available
    Text: 19-2103; Rev 1; 10/06 Single/Dual/Quad, General-Purpose, Low-Voltage, Rail-to-Rail Output Op Amps The LMX321/LMX358/LMX324 are single/dual/quad, low-cost, low-voltage, pin-to-pin compatible upgrades to the LMV321/LMV358/LMV324 family of general purpose op amps. These devices offer rail-to-rail outputs


    Original
    PDF LMX321/LMX358/LMX324 LMV321/LMV358/LMV324 400pF. LMX321/LMX358/LMX324 LMX324

    LMX324

    Abstract: No abstract text available
    Text: 19-2103; Rev 1; 10/06 Single/Dual/Quad, General-Purpose, Low-Voltage, Rail-to-Rail Output Op Amps Features ♦ Upgrade to LMV321/LMV358/LMV324 Family The LMX321/LMX358/LMX324 are single/dual/quad, low-cost, low-voltage, pin-to-pin compatible upgrades to the LMV321/LMV358/LMV324 family of general purpose op amps. These devices offer rail-to-rail outputs


    Original
    PDF LMX321/LMX358/LMX324 LMV321/LMV358/LMV324 400pF. LMX321/LMX358/LMX324 LMX324

    zkb 421

    Abstract: MUNICH32 ZKB402 FRC FEMALE sfw 10,7 sfw 10.7 ma v110 ITP03487 zkb_402 i82596
    Text: ICs for Communications Multichannel Network Interface Controller for HDLC MUNICH32 PEB 20320 Version 3.4 User’s Manual 01.2000 DS3 • PEB 20320 Revision History: Current Version: 01.2000 Previous Version: User’s Manual 1998-06-01 DS2 V3.4 Page (in previous


    Original
    PDF MUNICH32 P-TQFP-176-1 zkb 421 MUNICH32 ZKB402 FRC FEMALE sfw 10,7 sfw 10.7 ma v110 ITP03487 zkb_402 i82596

    ADG256

    Abstract: ADG25 AP55
    Text: ; UMPÜBL JBH5D. | flElFASED fOR FUBUMTIW REVISIONS 9 5 L3 . 7 4 0 J ECN AP55B6; A05640 ECN ADSQ7S MAX- 90 ±0 .1 f3 .S 4 3 ± . 0 0 4 1 - ECN ADG256 * EC 00fO-i559-93 EC 0010-0436-94 0 5 . 2 9 ± 0 . 1 f 3 . 3 5 S i.0 0 4 1 - EC 0010-0971-94 r o . 30 £. 01 2J


    OCR Scan
    PDF AP55B6; A05640 ADG256 00fO-i559-93 GLA55-FILLED ADG256 ADG25 AP55

    Untitled

    Abstract: No abstract text available
    Text: EDI2CG472128V 4 Megabyte Sync/Sync Burst, Dual Key DIMM Advanced 4x128Kx72, 3.3 V Sync/Sync Burst Flow-Through 4x128K x72 Synchronous, S ynchronous Burst The E D I2C G 472128V xxD2 is a S ynchronous/S ynchro­ Flow-Through A rchitecture nous Burst SRAM , 84 position Dual Key; Double High


    OCR Scan
    PDF EDI2CG472128V 4x128Kx72, 4x128K 72128V 4x128Kx72. 700P8511111111111 11111111111111II1111111111111111 111111111111111111111111111111111II111111 050TYP. EDI2CG472128V

    EDI2CG472128V

    Abstract: No abstract text available
    Text: EDI2CG472128V 4 Megabyte Sync/Sync Burst, Dual Key DIMM Advanced 4x128Kx72, 3.3 V Sync/Sync Burst Flow-Through • 4x128K x72 Synchronous, S ynchronous Burst • Flow-Through A rchitecture • Linear and Sequential Burst Support via MODE pin DIMM 168 contacts Module, organized as 4x128Kx72.


    OCR Scan
    PDF EDI2CG472128V 4x128Kx72 CG472128V15D2 050TVP. EDI2CG472128V

    ASA 800

    Abstract: ims2620
    Text: 673104 673104A 1 -Megabit Dynamic RAM Control 1er/ Dr iver Ordering Inform ation Features/ Benefits • Supports up to 1 M DRAMs PART NUMBER PACKAGE TEMPERATURE 64D, 68NL, 68NP Com • Capable of addressing up to 16 M bytes 673104 • On-chip capacitive-ioad drivers capable of driving up to 88


    OCR Scan
    PDF 30-nsec 35-nsec 150-nsec 73104A ASA 800 ims2620

    EASY320

    Abstract: siemens cpu 216 ADSQ GALI6V8 sfw 10,7 MHz MFL-260 S0828
    Text: PEB 20320 SIEMENS Application Notes 5 Application Notes 5.1 Test Loops 5.1.1 Test Loop Definitions for the MUNICH32 Two basic types of test loops are provided by the MUNICH32, internal and external. Each of these types is further subdivided into channelwise and complete test loops thus


    OCR Scan
    PDF MUNICH32 MUNICH32, MUNICH32 EASY320 siemens cpu 216 ADSQ GALI6V8 sfw 10,7 MHz MFL-260 S0828

    ZS040

    Abstract: ZS-040 Z8038D6 l8038 Z8001 package size Z8038D1 Z8060-FIFO z bus Z8038 Z80 FIO
    Text: SGS-THOMSON Z8038 Z-FIO/FIFO INPUT/OUTPUT INTERFACE UNIT DESCRIPTIO N The Z8038 FIO FIFO Input/Output Interface Unit is a 128-byte buffer that interfaces two CPUs or a CPU and a peripheral device. Multiple FIOs can be used to create a 16-bit or wider data path, or two


    OCR Scan
    PDF Z8038 Z8038 128-byte 16-bit 256-byte Z8038B6V PDIP-40 Z8038C1V PLCC44 Z8038C6V ZS040 ZS-040 Z8038D6 l8038 Z8001 package size Z8038D1 Z8060-FIFO z bus Z80 FIO

    ZS040

    Abstract: ZS-040 l8038 Z8038 datasheet of ic l8038 Z80 FIO dav 9th Z8038B1 PLCC44 Z8002
    Text: SGS-THOMSON Z8038 Z-FIO/FIFO INPUT/OUTPUT INTERFACE UNIT DESCRIPTIO N The Z8038 FIO FIFO Input/Output Interface Unit is a 128-byte buffer that interfaces two CPUs or a CPU and a peripheral device. Multiple FIOs can be used to create a 16-bit or wider data path, or two


    OCR Scan
    PDF Z8038 Z8038 128-byte 16-bit 256-byte protP-40 Z8038B6V PDIP-40 Z8038C1V PLCC44 ZS040 ZS-040 l8038 datasheet of ic l8038 Z80 FIO dav 9th Z8038B1 Z8002

    Untitled

    Abstract: No abstract text available
    Text: é M C80464K32, M C 8 0 4 128K32 6 4 K X 3 2 , 1 2 8 K X 3 2 FLO W -T H R O U G H M o S ys S y n c h r o n o u s B u r s t SRAM A d v a n c e In f o r m a t i o n High performance, low power flow-through SRAM • Ultra low pow er fo r high capacity applications


    OCR Scan
    PDF C80464K32, 128K32

    Untitled

    Abstract: No abstract text available
    Text: y n y jx iy n H igh P recision 10 Volt R eference _ General Description _Features Maxim’s AD581 is a three-terminal, temperature com­ pensated, band-gap voltage reference which pro­ vides a precise 10.00V output from an unregulated


    OCR Scan
    PDF AD581 AD581L. 750/nA. AD7574 AD581 209mm)

    Untitled

    Abstract: No abstract text available
    Text: QFP Carrier & Development Socket Ju n e 1996, ver. 10 Features D ata S h e e t • ■ ■ ■ ■ General Description Q u a d flat p ac k Q FP c a rrie rs p ro te c t frag ile le a d s o n Q F P d ev ice s d u rin g sh ip p in g a n d d ev ic e h a n d lin g .


    OCR Scan
    PDF 304-pin