MX25L512
Abstract: 25l1005 mx25l1005 ATMEL 25f512 25F1024A 25f512 pm25lv010 serial flash M25P10 25L100 25F102
Text: Application Note Replacing STM , Spansion®, NexFlash®, PMC® & Atmel®’s 512K/1M Serial Flash with Macronix® 512K/1M Serial Flash January 2009 Part Number Comparison ® Part Number ® Macronix ® STMicroelectronics Spansion 512Kb serial MX25L512 flash
|
Original
|
512K/1M
512Kb
MX25L512
MX25L1005
M25P05
S25FLK05D
M25P10
S25FL001D
PM25LV512
MX25L512
25l1005
mx25l1005
ATMEL 25f512
25F1024A
25f512
pm25lv010
serial flash M25P10
25L100
25F102
|
PDF
|
ATMEL 25f512
Abstract: 8-pin jedec soic package 1440G AT25F1024 AT25F512 X101 X110 25f512
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440G
ATMEL 25f512
8-pin jedec soic package
AT25F1024
AT25F512
X101
X110
25f512
|
PDF
|
ATMEL 25f512
Abstract: AT25F1024 AT25F512 X101 X110 25F512
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440E
07/01/xM
ATMEL 25f512
AT25F1024
AT25F512
X101
X110
25F512
|
PDF
|
25f512
Abstract: ATMEL 25f512
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440F
12/01/0M
25f512
ATMEL 25f512
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440J
|
PDF
|
AT25F1024
Abstract: AT25F512 X101 X110
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440L
AT25F1024
AT25F512
X101
X110
|
PDF
|
25f512
Abstract: No abstract text available
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440H
25f512
|
PDF
|
AT25F1024
Abstract: AT25F512 X101 X110
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440M
AT25F1024
AT25F512
X101
X110
|
PDF
|
ATMEL 25f512
Abstract: 01FFFF 25f512
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440K
ATMEL 25f512
01FFFF
25f512
|
PDF
|
AT25F512 AT25F1024
Abstract: ATMEL 25f512 25f512 AT25F512
Text: Features • • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440O
AT25F512 AT25F1024
ATMEL 25f512
25f512
AT25F512
|
PDF
|
25f512
Abstract: AT25F1024 AT25F512 X101 X110 25F51 ATMEL 25f512 1440N
Text: Features • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440N
25f512
AT25F1024
AT25F512
X101
X110
25F51
ATMEL 25f512
|
PDF
|
25f512
Abstract: AT25F1024 AT25F512 X101 X110 25F51
Text: Features • • • • • • • • • • • • • • • Serial Peripheral Interface SPI Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) 20 MHz Clock Rate Byte Mode and 256-byte Page Mode for Program Operations Sector Architecture: – Two Sectors with 32K Bytes Each (512K)
|
Original
|
256-byte
1440P
25f512
AT25F1024
AT25F512
X101
X110
25F51
|
PDF
|
JN5142
Abstract: No abstract text available
Text: Application Note: JN-AN-1003 JN51xx Boot Loader Operation This Application Note describes the functionality of the boot loaders for the NXP JN516x, JN514x and JN5139 wireless microcontrollers, covering the following topics: • • • • Operation of the boot loader after a cold start
|
Original
|
JN-AN-1003
JN51xx
JN516x,
JN514x
JN5139
JN516x
JN514x/JN5139
JN5142
|
PDF
|