EP1S60F1020C5 Search Results

EP1S60F1020C5 Price and Stock

Filter by Manufacturer


Intel Corporation EP1S60F1020C5 IC FPGA 773 I/O 1020FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	EP1S60F1020C5	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Rochester Electronics LLC EP1S60F1020C5N IC FPGA 773 I/O 1020FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	EP1S60F1020C5N	Bulk			1	1 $3438.53 10 $3438.53 100 $3438.53 1000 $3438.53 10000 $3438.53	Buy Now
Intel Corporation EP1S60F1020C5N IC FPGA 773 I/O 1020FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	EP1S60F1020C5N	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Altera Corporation EP1S60F1020C5
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Bristol Electronics	EP1S60F1020C5		15			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Quest Components	EP1S60F1020C5		12			1 $618.002 10 $529.716 100 $529.716 1000 $529.716 10000 $529.716	Buy Now
ComSIT USA	EP1S60F1020C5		110			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Altera Corporation EP1S60F1020C5N EP1S60 - Stratix FPGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Rochester Electronics	EP1S60F1020C5N		23		1	1 $3306.28 10 $3306.28 100 $3107.9 1000 $2810.34 10000 $2810.34	Buy Now
ComSIT USA	EP1S60F1020C5N		39			1 - 10 - 100 - 1000 - 10000 -	Get Quote

EP1S60F1020C5 Datasheets (4)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
EP1S60F1020C5		Altera	IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC		Original	PDF
EP1S60F1020C5		Altera	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 773 I/O 1020FBGA		Original	PDF
EP1S60F1020C5N		Altera	Stratix FPGA 60K FBGA-1020		Original	PDF
EP1S60F1020C5N		Altera	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 773 I/O 1020FBGA		Original	PDF

EP1S60F1020C5 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
852 transistor datasheet Abstract: analog devices select guide 2010 Master/Target PCI VHDL Core pci verilog code verilog hdl code for parity generator vhdl code for 8-bit parity checker PCI_T32 MegaCore Extended PCI Arbiter PCI PROJECT verilog code for pci to pci bridge Text: PCI Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Compiler Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and	Original		PDF
PCN0902 Abstract: HC220F780NAK HC220F672nan HC210F484NAC XZ-092 HC230F1020BN HC240F1020NBC HC230F1020AW EP2S60F1020C4N EP2SGXF1152AA Text: Revision: 1.1.0 PROCESS CHANGE NOTIFICATION PCN0902 ADDITIONAL ASSEMBLY SOURCE AND BILL OF MATERIAL CHANGE FOR ALTERA FLIP CHIP PRODUCTS Change Description This is an update to PCN0902; please see the revision history table for information specific to this	Original	PCN0902 PCN0902; PCN0902 HC220F780NAK HC220F672nan HC210F484NAC XZ-092 HC230F1020BN HC240F1020NBC HC230F1020AW EP2S60F1020C4N EP2SGXF1152AA	PDF
"Stratix IV" Package layout information Abstract: EP1S25F780C7 EP1S30F780C7 S-51005 Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-1.2 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and	Original	EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* "Stratix IV" Package layout information EP1S25F780C7 EP1S30F780C7 S-51005	PDF
EP1S25F780C7 Abstract: EP1S30F780C7 Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power	Original	EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* EP1S25F780C7 EP1S30F780C7	PDF
EP1S40F780C5 Abstract: EP1S25F780C7 EP1S30F780C7 ep1s20f484c6 EP1S20F484C7 Text: Stratix December 2002, ver. 3.0 Introduction Preliminary Information Features. Data Sheet The StratixTM family of FPGAs is based on a 1.5-V, 0.13-µm, all-layer copper SRAM process, with densities up to 114,140 logic elements LEs and up to 10 Mbits of RAM. Stratix devices offer up to 28 digital signal	Original	420-MHz EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* EP1S40F780C5 EP1S25F780C7 EP1S30F780C7 ep1s20f484c6 EP1S20F484C7	PDF
PCI_T32 MegaCore Abstract: EP4SGX70HF35 0x3B000 Text: PCI Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Compiler Version: Document Date: 10.1 January 2011 i–ii PCI Compiler User Guide Version 10.1 Altera Corporation Copyright 2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and	Original		PDF
EP1S20F780C6 Abstract: EP1S25F780C7 EP1S30F780C7 EP1S20F484C7 3104 303 Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power	Original	EP1S20B672C6 EP1S20 EP1S20B672C7 EP1S20F484C5 EP1S20F484C6 EP1S20F484C7 EP1S20F672C6 EP1S20F672C7 EP1S20F780C6 EP1S25F780C7 EP1S30F780C7 3104 303	PDF
EP1S25F780C7 Abstract: EP1S30F780C7 Text: Section I. Stratix Device Family Data Sheet This section provides designers with the data sheet specifications for Stratix devices. They contain feature definitions of the internal architecture, configuration and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference to power	Original	EP1S80B956C6 EP1S80B956C7 EP1S80 EP1S80F1020C5 EP1S80F1508C6 EP1S80F1508C7 EP1S80* EP1S25F780C7 EP1S30F780C7	PDF
EP1S60F1020C5 Abstract: PCI_T32 MegaCore E2928A EP1S25F1020C5 EP1S60F1020C6 EP2C35F672C7 EP2S60F1020C5 EPM2210F324C3 6AF7 g Targa Text: PCI Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Compiler Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and	Original		PDF