Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    EP2C50 Search Results

    SF Impression Pixel

    EP2C50 Price and Stock

    Intel Corporation EP2C50F484I8N

    IC FPGA 294 I/O 484FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2C50F484I8N Tray 154 1
    • 1 $476.92
    • 10 $476.92
    • 100 $476.92
    • 1000 $476.92
    • 10000 $476.92
    Buy Now

    Intel Corporation EP2C50F484C7

    IC FPGA 294 I/O 484FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2C50F484C7 Tray 60
    • 1 -
    • 10 -
    • 100 $510.92233
    • 1000 $510.92233
    • 10000 $510.92233
    Buy Now

    Intel Corporation EP2C50F484C8

    IC FPGA 294 I/O 484FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2C50F484C8 Tray 60
    • 1 -
    • 10 -
    • 100 $426.24066
    • 1000 $426.24066
    • 10000 $426.24066
    Buy Now

    Intel Corporation EP2C50F484I8

    IC FPGA 294 I/O 484FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2C50F484I8 Tray 60
    • 1 -
    • 10 -
    • 100 $510.92233
    • 1000 $510.92233
    • 10000 $510.92233
    Buy Now

    Intel Corporation EP2C50F484C6N

    IC FPGA 294 I/O 484FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey EP2C50F484C6N Tray 60
    • 1 -
    • 10 -
    • 100 $581.23364
    • 1000 $581.23364
    • 10000 $581.23364
    Buy Now

    EP2C50 Datasheets (24)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    EP2C50F484C6 Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F484C6N Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F484C7 Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F484C7N Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F484C8 Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F484C8N Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F484I8 Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F484I8N Altera Cyclone II FPGA 50K FBGA-484 Original PDF
    EP2C50F672C6 Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50F672C6N Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50F672C7 Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50F672C7N Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50F672C8 Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50F672C8N Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50F672I8 Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50F672I8N Altera Cyclone II FPGA 50K FBGA-672 Original PDF
    EP2C50U484C6 Altera Cyclone II FPGA 50K UFBGA-484 Original PDF
    EP2C50U484C6N Altera Cyclone™ II FPGAs; 484 pin UBGA; 0 to 85°C Original PDF
    EP2C50U484C7 Altera Cyclone™ II FPGAs; 484 pin UBGA; 0 to 85°C Original PDF
    EP2C50U484C7N Altera Cyclone II FPGA 50K UFBGA-484 Original PDF

    EP2C50 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    mark 3t1

    Abstract: EP2C50 LVDS54P LVDS93
    Text: Cyclone II EP2C50 Device Pin-Out PT-EP2C50-1.6 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or


    Original
    PDF EP2C50 PT-EP2C50-1 mark 3t1 LVDS54P LVDS93

    SB5B5

    Abstract: EP2C50
    Text: Pin Information for the Cyclone II EP2C50 Device Version 1.5 Note 1 , (2) Bank Number VREFB Group Pin Name / Function B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0


    Original
    PDF EP2C50 SB5B5

    EPCS16

    Abstract: epcs128 1064V
    Text: 1. Altera Configuration Devices CF52001-2.4 Introduction During device operation, Altera FPGAs store configuration data in SRAM cells. Because SRAM memory is volatile, the SRAM cells must be loaded with configuration data each time the device powers up. You can configure Stratix® series, Cyclone®


    Original
    PDF CF52001-2 EPC16, 20ction. EPCS16 EPCS64 epcs128 1064V

    CII51001-1

    Abstract: CII51002-1 EP2C20 EP2C35 EP2C50 SSTL-18
    Text: Section I. Cyclone II Device Family Data Sheet This section provides provides information for board layout designers to successfully layout their boards for Cyclone II devices. It contains the required PCB layout guidelines, device pin tables, and package


    Original
    PDF

    pin information ep3c10

    Abstract: EP3C40F484 EP3c55 EP3C16F484 EP3C16 EP3C40Q240 EP3C40 U256 100 PIN PQFP ALTERA DIMENSION PIN INFORMATION FOR EP3C55
    Text: Cyclone Series Device Thermal Resistance July 2007, version 2.2 Revision History Data Sheet The following table shows the revision history for this data sheet. Date Document Version Changes Made July 2007 2.2 Updated values for EP3C25 E144 device in Table 2.


    Original
    PDF EP3C25 EP3C10 pin information ep3c10 EP3C40F484 EP3c55 EP3C16F484 EP3C16 EP3C40Q240 EP3C40 U256 100 PIN PQFP ALTERA DIMENSION PIN INFORMATION FOR EP3C55

    pin configuration 1K variable resistor

    Abstract: EPC1441 EPC16 EPCS128 EPCS16 EPCS64 EPC8QC100 EPC8QC100 Pinout fpga JTAG Programmer Schematics ic 11105 circuits diagraM
    Text: Configuration Handbook Preliminary Information 101 Innovation Drive San Jose, CA 95134 www.altera.com Config-1.3 September 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    ttl to mini-lvds

    Abstract: EP2C5 mini lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18 SSTL IO pad
    Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices


    Original
    PDF

    EP4CE15

    Abstract: EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12
    Text: Quartus II Software Version 10.0 SP1 Device Support RN-01057 Release Notes This document provides late-breaking information about device support in the 10.0 SP1 version of the Altera Quartus® II software. For information about disk space and system requirements, refer to the readme.txt file in your


    Original
    PDF RN-01057 EP4CE15 EP4CE22 EP2AGX190 interlaken EP4CGX150 EP4CGX30 EP3SE50 EP4CE30 HC210 EP1C12

    transistor bt 808

    Abstract: BT 808 600 ADC 808 motion encoder chip block diagram of Video graphic array EP2C20 bt 808 camera de surveillance EP2C35 H.264 encoder ethernet
    Text: Low-Cost Solutions for Video Compression Systems Brian Jentz Altera Corporation 101 Innovation Drive San Jose, CA 95054, USA 408 544-7709 [email protected] Overview Many device applications utilize video compression to reduce the amount of data necessary to produce a sequence of images.


    Original
    PDF

    EPCS16SI8N

    Abstract: EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 EPCS64 h5800 pin information ep3c5 EPCS1SI8N CG-250
    Text: 14. Serial Configuration Devices EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 Data Sheet C51014-3.1 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Altera Corporation May 2008


    Original
    PDF EPCS16, EPCS64, EPCS128) C51014-3 128-Mbit 16-pin EPCS64 EPCS16SI8N EPCS128 EPCS64SI16N EPCS16 EPCS 16 soic EPCS4 h5800 pin information ep3c5 EPCS1SI8N CG-250

    EPCS64SI16N

    Abstract: h2a0000 EPCS4SI8N EPCS16 EP2C20 EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: 4. Serial Configuration Devices EPCS1, EPCS4, EPCS16, & EPCS64 Features C51014-1.6 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Functional Description Altera Corporation


    Original
    PDF EPCS16, EPCS64) C51014-1 64-Mbit 16-pin EPCS16 EPCS16SI16N EPCS64 EPCS64SI16N EPCS64SI16N h2a0000 EPCS4SI8N EPCS16 EP2C20 EP2S15 EP2S180 EP2S30 EP2S60 EP2S90

    CII51012-1

    Abstract: EP2C20 EP2C35 EP2C50
    Text: 12. Embedded Multipliers in Cyclone II Devices CII51012-1.2 Introduction Use Cyclone II FPGAs alone or as digital signal processing DSP co-processors to improve price-to-performance ratios for DSP applications. You can implement high-performance yet low-cost DSP


    Original
    PDF CII51012-1 EP2C20 EP2C35 EP2C50

    ep2c50f484

    Abstract: EP2C20F256 EP2C8F256 EP2C35F672 EP2C8F256 package TSMC 90nm sram EP2C5 pin table EP2C5F256 EP2C20F484 Cyclone II EP2C35
    Text: 1. Introduction CII51001-3.1 Introduction Following the immensely successful first-generation Cyclone device family, Altera® Cyclone II FPGAs extend the low-cost FPGA density range to 68,416 logic elements LEs and provide up to 622 usable I/O pins and up to 1.1 Mbits of embedded memory. Cyclone II FPGAs are


    Original
    PDF CII51001-3 300-mm 90-nm ep2c50f484 EP2C20F256 EP2C8F256 EP2C35F672 EP2C8F256 package TSMC 90nm sram EP2C5 pin table EP2C5F256 EP2C20F484 Cyclone II EP2C35

    pin configuration of 7496 IC

    Abstract: TMS 3617 Transistor TT 2246 ttl to mini-lvds EP2C35F672 IC 4033 pin configuration EP2C20F256 CI 4017 combinational digital lock circuit projects EP2C8F256
    Text: Cyclone II Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CII5V1-3.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    doorbell project

    Abstract: doorbell circuit diagram small doorbell project ep4cgx75df27 doorbell circuit working crc verilog code 16 bit ccitt block code error management, verilog doorbell application doorbell circuit application EP2C50F484C6
    Text: RapidIO MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    APEX nios development board

    Abstract: EP2C20F256 ep1c3t144 EP2C20 EP2S15 EP2S90 EPM2210 EPM570 HC230F1020 Quartus II Simulator
    Text: Quartus II Software Release Notes July 2005 Quartus II version 5.0 Service Pack 1 This document provides late-breaking information about the following areas of this version of the Altera Quartus® II software. For information about memory, disk space, and system requirements, refer to the readme.txt file in your


    Original
    PDF

    Error Detection

    Abstract: altera stratix ii ep2s60 circuit diagram AN25 EP1S60 CRC-IEEE802
    Text: Error Detection and Recovery Using CRC in Altera FPGA Devices Application Note 357 January 2007, Version 1.3 Introduction In critical applications, such as avionics, telecommunications, system control, and military applications, it is important to be able to:


    Original
    PDF

    types of multipliers

    Abstract: types of binary multipliers algebraic clock cycles values binary multiplier binary numbers multiplication EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Implementing Multipliers in FPGA Devices July 2004, ver. 3.0 Introduction Application Note 306 Stratix II, Stratix, Stratix GX, Cyclone II, and Cyclone devices have dedicated architectural features that make it easy to implement highperformance multipliers. Stratix II, Stratix, and Stratix GX devices feature


    Original
    PDF

    epcs16si8n

    Abstract: C51014-3 EPCS128SI16N 56FFFF EPCS64 EPCS1SI8N CG-250
    Text: 4. Serial Configuration Devices EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128 Data Sheet C51014-3.0 Introduction The serial configuration devices provide the following features: • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 1 Altera Corporation August 2007


    Original
    PDF EPCS16, EPCS64, EPCS128) C51014-3 128-Mbit 16-pin EPCS16. epcs16si8n EPCS128SI16N 56FFFF EPCS64 EPCS1SI8N CG-250

    EP2C5Q208C8

    Abstract: EP2C5T144 EP2C35F672
    Text: Cyclone II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com CII5V1-1.1 Copyright 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF EP2C50F484C6 EP2C50 EP2C50F484C7 EP2C50F484C8 EP2C50F672C6 EP2C50F672C7 EP2C50F672C8 EP2C5Q208C8 EP2C5T144 EP2C35F672

    transistor D 2395

    Abstract: bt 1690
    Text: Cyclone II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com CII5V1-2.2 Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF 896-Pin transistor D 2395 bt 1690

    Untitled

    Abstract: No abstract text available
    Text: Cyclone II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com CII5V1-2.1 Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF 896-Pin

    EP2C8F256 package

    Abstract: S-2501-1 EP2C20F256 bga 896 TSMC 90nm sram
    Text: Section I. Cyclone II Device Family Data Sheet This section provides information for board layout designers to successfully layout their boards for Cyclone II devices. It contains the required PCB layout guidelines, device pin tables, and package specifications.


    Original
    PDF

    EP4CE6 package

    Abstract: EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80
    Text: Package Information Datasheet for Altera Devices DS-PKG-16.3 This datasheet provides package and thermal resistance information for Altera devices. Package information includes the ordering code reference, package acronym, leadframe material, lead finish plating , JEDEC outline reference, lead


    Original
    PDF DS-PKG-16 EP4CE6 package EP4CE40 Altera EP4CE6 EP4CE55 5M240Z 5M1270Z QFN148 5m570z 5M40 5M80