Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FLIP FLOP J K Search Results

    FLIP FLOP J K Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74ACT11175DW Rochester Electronics LLC D Flip-Flop, Visit Rochester Electronics LLC Buy
    SN54LS107J Rochester Electronics LLC J-K Flip-Flop Visit Rochester Electronics LLC Buy
    MC2125FB2 Rochester Electronics LLC MC2125 - J-K Flip-Flop Visit Rochester Electronics LLC Buy
    SN74HC534DW-G Rochester Electronics LLC 74HC534 - Octal D-Type Flip-Flop Visit Rochester Electronics LLC Buy
    74LS574N Rochester Electronics 74LS574 - Octal D-Type Flip Flop Visit Rochester Electronics Buy

    FLIP FLOP J K Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: IDT74LVC112A 3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS DUAL IDT74LVC112A NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: This dual negative-edge-triggered J-K flip-flop is built using advanced


    Original     		PDF IDT74LVC112A

    8 way flip-flop ic

    Abstract: IDT74LVC112A LVC112A
    Text: IDT74LVC112A 3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP INDUSTRIAL TEMPERATURE RANGE 3.3V CMOS DUAL IDT74LVC112A NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET, 5 VOLT TOLERANT I/O DESCRIPTION: FEATURES: This dual negative-edge-triggered J-K flip-flop is built using advanced


    Original     		PDF IDT74LVC112A 8 way flip-flop ic IDT74LVC112A LVC112A

    DM74ALS

    Abstract: DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109
    Text: DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    Original     		PDF DM74ALS109A DM54ALS109A DM74ALS DM74ALS109A DM74ALS109AM DM74ALS109AN LS109 M16A N16A DM74ALS109

    LCX112

    Abstract: 74LCX112 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D MTC16 DSA0031497
    Text: Revised August 1998 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change


    Original     		PDF 74LCX112 LCX112 74LCX112 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D MTC16 DSA0031497

    74LCX112

    Abstract: 74LCX112M 74LCX112MTC 74LCX112SJ LCX112 M16A M16D MTC16
    Text: Revised March 1999 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has independent J, K, PRESET, CLEAR, and CLOCK inputs with Q, Q outputs. These devices are edge sensitive and change


    Original     		PDF 74LCX112 LCX112 74LCX112 74LCX112M 74LCX112MTC 74LCX112SJ M16A M16D MTC16

    MHTL

    Abstract: "J-K Flip flop" LANSDALE SEMICONDUCTOR ML688T MC688T
    Text: ML688T Dual J-K Flip-Flop Legacy Device: Motorola MC688T The negative–edge–clocked dual J-K flip-flop operates on the master–slave principle. His device provides both SET and RESET inputs on both flip-flops in the package. Each flip-flop may be set or reset by applying a low level to that particular


    Original     		PDF ML688T MC688T MHTL "J-K Flip flop" LANSDALE SEMICONDUCTOR ML688T MC688T

    74ALS

    Abstract: 74ALS109A 74ALS109AD 74ALS109AN SC00042
    Text: INTEGRATED CIRCUITS 74ALS109A Dual J-K positive edge-triggered flip-flop with set and reset Product specification IC05 Data Handbook Philips Semiconductors 1991 Feb 08 Philips Semiconductors Product specification Dual J-K positive edge triggered flip-flop


    Original     		PDF 74ALS109A 74ALS109A 74ALS 74ALS109AD 74ALS109AN SC00042

    DM74LS109A

    Abstract: DM74LS109AM DM74LS109AN M16A MS-001 N16E
    Text: Revised March 2000 DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J and K data is accepted by the flip-flop on the rising edge of the


    Original     		PDF DM74LS109A DM74LS109A DM74LS109AM DM74LS109AN M16A MS-001 N16E

    Hitachi DSA00279

    Abstract: No abstract text available
    Text: HD74HC114 Dual J-K Flip-Flops with Preset, Common Clear and Common Clock Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs. Two flip-flops


    Original     		PDF HD74HC114 Hitachi DSA00279

    LVC112A

    Abstract: IDT74LVC112A
    Text: IDT74LVC112A 3.3V CMOS DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP EXTENDED COMMERCIAL TEMPERATURE RANGE 3.3V CMOS DUAL IDT74LVC112A NEGATIVE-EDGE-TRIGGERED ADVANCE J-K FLIP-FLOP WITH CLEAR INFORMATION AND PRESET, 5 VOLT TOLERANT I/O FEATURES: DESCRIPTION:


    Original     		PDF IDT74LVC112A MIL-STD-883, 200pF, 635mm SO16-7) SO16-8) SO16-9) SO16-10) LVC112A IDT74LVC112A

    TC40H076AP

    Abstract: AH120 A140S TC40H076P TC40H76AP
    Text: TOSHIBA INTEGRATED CIRCUIT TECHNICAL DATA Æ TC40H076P/F TC40H076AP/AF C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40H076 TC40H076A DUAL J-K FLIP-FLOP PULSE TRIGGER TYPE DUAL J-K FLIP-FLOP (EDGE TRIGGER TYPE) The TC40H076 is a dual J-K flip-flop with


    OCR Scan     		PDF TC40H076P/F TC40H076AP/AF TC40H076 TC40H076A TC40H076A, 3d13a-p) TC40H076AP AH120 A140S TC40H076P TC40H76AP

    14027B

    Abstract: HD14027B
    Text: HD14027B Dual J - K Flip Flop The HD14027B dual J-K flip-flop has independent J, K, Clock C , Set(S) and Reset(R) inputs for each flip-flop. These devices may be used in control, register, or toggle functions. • PIN ARRANGEMENT ■ FEATURES • • •


    OCR Scan     		PDF HD14027B HD14027B CD4027B MC14027B K20ns 14027B

    Untitled

    Abstract: No abstract text available
    Text: December 1989 Semiconductor DM74ALS109A Dual J-K PositiveEdge-Triggered Flip-Flop with Preset and Clear General Description Features The DM54ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and preset inputs, and also complementary Q and Q outputs.


    OCR Scan     		PDF DM74ALS109A DM54ALS109A

    Untitled

    Abstract: No abstract text available
    Text: June 1997 Dual J-K Flip-Flop with Set and Reset File Number 3773 Functional Diagram The CD54HC109F3A and CD54HCT109F3A are dual J-K flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock 1CP and 2CP . The flip-flop is set and reset by active-low S and R,


    OCR Scan     		PDF CD54HC109F3A CD54HCT109F3A 360nA 1000ns 500ns 400ns

    74LS113

    Abstract: S113 equivalent
    Text: 74LS113, S113 Signetics Flip-Flops Dual J-K Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '113 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchro­ nous Set Su input, when LOW, forces


    OCR Scan     		PDF 74LS113, WF08450S 1N916, 1N3064, 500ns 500ns 74LS113 S113 equivalent

    PIN CONFIGURATION 7476

    Abstract: pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output 74LS76 J-K Flip-Flop 7476
    Text: 7476, LS76 Sjgnetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-trig­ gered. JK information is loaded into the


    OCR Scan     		PDF 74LS76 1N916, 1N3064, 500ns 500ns PIN CONFIGURATION 7476 pin diagram of 7476 7476 PIN DIAGRAM 7476 FUNCTION TABLE pin diagram of ttl 7476 7476 pin configuration LS 7476 7476 PIN DIAGRAM input and output J-K Flip-Flop 7476

    Untitled

    Abstract: No abstract text available
    Text: S E M I C O N D U C T O R Revised A ugust 1998 TM 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has indejDendent J, K, PRESET, CLEAR, and C LO C K inputs with Q,


    OCR Scan     		PDF 74LCX112 LCX112

    X112M

    Abstract: No abstract text available
    Text: Revised March 1999 S E M I C O N D U C T O R TM 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has indejDendent J, K, PRESET, CLEAR, and C LO C K inputs with Q,


    OCR Scan     		PDF 74LCX112 LCX112 X112M

    Untitled

    Abstract: No abstract text available
    Text: S E M IC O N D U C T O R Revised March 1999 TM 74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs General Description Features The LCX112 is a dual J-K flip-flop. Each flip-flop has inde£endent J, K, PRESET, C LEAR , and C LO C K inputs with Q,


    OCR Scan     		PDF 74LCX112 LCX112

    pin configuration 74LS107

    Abstract: 74LS107 LS107 LS-107 74107 AN ttl 74107 74107 pin configuration N74107
    Text: 74107, LS107 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '107 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 74107 is a positive pulse-triggered flipflop. JK information is loaded into the


    OCR Scan     		PDF LS107 74LS107 1N916, 1N3064, 500ns 500ns pin configuration 74LS107 LS107 LS-107 74107 AN ttl 74107 74107 pin configuration N74107

    T74LS112AB1

    Abstract: T54LS112AD2 n70v
    Text: DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP DESCRIPTION The T54LS/T74LS112A is a dual JK flip-flop fea­ turing individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K may


    OCR Scan     		PDF T54LS/T74LS112A T54LS112A T74LS112A T74LS112AB1 T54LS112AD2 n70v

    IC 7473

    Abstract: pin diagram for IC 7473 circuit diagram for IC 7473 pin DIAGRAM OF IC 7473 IC 74LS73 7473 pin diagram ic 7473 pin diagram Flip-Flop 7473 7473 equivalent pin configuration of IC 7473
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '73 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 7473 is positive pulse-triggered. JK infor­ mation is loaded into the master while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns 500ns IC 7473 pin diagram for IC 7473 circuit diagram for IC 7473 pin DIAGRAM OF IC 7473 IC 74LS73 7473 pin diagram ic 7473 pin diagram Flip-Flop 7473 7473 equivalent pin configuration of IC 7473

    circuit diagram for IC 7473

    Abstract: ic 7473 jk flipflop pin diagram for IC 7473 IC 7473
    Text: 7473, LS73 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION The '73 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 7473 is positive pulse-triggered. JK infor­ mation is loaded into the master while


    OCR Scan     		PDF 74LS73 1N916, 1N3064, 500ns circuit diagram for IC 7473 ic 7473 jk flipflop pin diagram for IC 7473 IC 7473

    TTL 74109

    Abstract: PIN CONFIGURATION 74109 853051 8530510 74LS109A
    Text: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com­ plementary Q and 5 outputs.


    OCR Scan     		PDF LS109A 1N916, 1N3064, 500ns 500ns TTL 74109 PIN CONFIGURATION 74109 853051 8530510 74LS109A