Untitled
Abstract: No abstract text available
Text: SN74LS175 Quad D Flip-Flop The LSTTL / MSI SN74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and
|
Original
|
PDF
|
SN74LS175
LS175
20-Pin
|
ECL 10131
Abstract: signetics 10131 10131dc 10131N 10131F 25CC C30C62
Text: S ignetics 10131 Flip-Flop Dual D-Type Master-Slave Flip-Flop Product Specification ECL Products DESCRIPTION The 10131 is a Dual Master-Slave Flip Flop. Each flip-flop can be clocked sepa rately by holding the common Clock in the LOW state and using the Clock
|
OCR Scan
|
PDF
|
10131N
10131F
1110mV
ECL 10131
signetics 10131
10131dc
10131N
10131F
25CC
C30C62
|
ECL 100151
Abstract: 100151 PM710 100151F 100151Y
Text: Signetics 100151 Flip-Flop Hex D-Type Master-Slave Flip-Flop Product Specification ECL Products DESCRIPTION The 100151 contains six flip-flops with complement and data outputs, a master reset MR and a pair of common clock inputs. Data enter the flip-flop on the
|
OCR Scan
|
PDF
|
137mA
100151F
100151Y
740mVp-p
500ns
ECL 100151
100151
PM710
100151F
100151Y
|
TC40H076AP
Abstract: AH120 A140S TC40H076P TC40H76AP
Text: TOSHIBA INTEGRATED CIRCUIT TECHNICAL DATA Æ TC40H076P/F TC40H076AP/AF C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC40H076 TC40H076A DUAL J-K FLIP-FLOP PULSE TRIGGER TYPE DUAL J-K FLIP-FLOP (EDGE TRIGGER TYPE) The TC40H076 is a dual J-K flip-flop with
|
OCR Scan
|
PDF
|
TC40H076P/F
TC40H076AP/AF
TC40H076
TC40H076A
TC40H076A,
3d13a-p)
TC40H076AP
AH120
A140S
TC40H076P
TC40H76AP
|
74107 pin diagram
Abstract: 74107 74LS107 74107 flip flop H/CI 74107 pin configuration 74LS107 1N3064 1N916 74LS LS107
Text: 74107, LS107 Signetics Flip-Flops Dual J-K Flip-Flop Product Specification Logic Products DESCRIPTION Th e '1 0 7 is a dual flip-flop with individual J, K, Clock and direct R eset inputs. The 7 4 1 0 7 Is a positive pulse-triggered flip flop. JK information is loaded into the
|
OCR Scan
|
PDF
|
74LS107
1N916,
1N3064,
500ns
74107 pin diagram
74107
74107 flip flop
H/CI 74107
pin configuration 74LS107
1N3064
1N916
74LS
LS107
|
54ACT
Abstract: 54ACT534 ACT374
Text: Semiconductor & 54ACT534 Octal D Flip-Flop with TRI-STATE Outputs General Description The ’ACT534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buff
|
OCR Scan
|
PDF
|
54ACT534
ACT534
ACT374
54ACT
|
ds10020
Abstract: No abstract text available
Text: & Semiconductor 54ABT374 Octal D-Type Flip-Flop with TRI-STATE Outputs General Description • Guaranteed m ultiple output sw itching specifications The ’A BT374 is an octal D -type flip-flop featuring separate D -type inputs for each flip-flop and TRI-STATE outputs for
|
OCR Scan
|
PDF
|
54ABT374
BT374
ds10020
|
Untitled
Abstract: No abstract text available
Text: a s OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS £0 $ DESCRIPTION The T54LS374/T74LS374 is a high-speed, lowpower Octal D-type Flip-Flop featuring separate Dtype inputs for each flip-flop and 3-state outputs for oriented applications. A buffered Clock CP and
|
OCR Scan
|
PDF
|
T54LS374/T74LS374
T54LS374
T74LS374
T54LS374
T74LS374
|
OBD II 2
Abstract: No abstract text available
Text: November 1994 Semiconductor & 54F/74F175 Quad D Flip-Flop General Description Features The ’F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where do ck and clear inputs are common. The information on the p inputs is
|
OCR Scan
|
PDF
|
54F/74F175
74F175PC
20-3A
SS8-9998
SS-11)
OBD II 2
|
Untitled
Abstract: No abstract text available
Text: M MOTOROLA OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN 54/74LS 377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.
|
OCR Scan
|
PDF
|
54/74LS
SN54/74LS377
SN54/74LS378
SN54/74LS379
|
Untitled
Abstract: No abstract text available
Text: o. _ , Revised Ja nuary 1999 SEMICONDUCTOR TM 74AC374 • 74ACT374 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Features The AC /AC T374 is a high-speed, low -pow er octal D -type flip-flop featuring separate D-type inputs for each flip-flop
|
OCR Scan
|
PDF
|
74AC374
74ACT374
|
Untitled
Abstract: No abstract text available
Text: 3.3 V CMOS 10-BIT FLIP-FLOP WITH DUAL OUTPUTS, 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: FEATURES: This 10-bit flip-flop is built using advanced dual metal CMOS technology. The ALVCH162820 is an edge-triggered D-type flip-flop. On the positive transition of the clock CLK
|
OCR Scan
|
PDF
|
10-BIT
250ps
MIL-STD-883,
200pF,
635mm
ALVCH162820:
IDT74ALVCH162820
IDT74ALVCH162820
|
u0207
Abstract: No abstract text available
Text: Philips Semiconductors Product specification 18-bit D-type flip-flop 3-State 74ALVCH16823 FEATURES DESCRIPTION • Wide supply voltage range of 1.2V to 3.6V The 74ALVCH16823 is a 18-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus
|
OCR Scan
|
PDF
|
18-bit
74ALVCH16823
74ALVCH16823
SW0Q047
SH001S5
u0207
|
OF IC 74LS175
Abstract: 74ls175 pin diagram
Text: M MOTOROLA SN54/74LS175 QUAD D FLIP-FLOP The LSTTL/MSI SN54/74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to
|
OCR Scan
|
PDF
|
SN54LS175
SN74LS175
LS175
OF IC 74LS175
74ls175 pin diagram
|
|
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA DUAL J-K FLIP-FLOP MC14027B The MC14Q27B dual J-K flip-flop has independent J, K, Clock {Q, Set S and Reset |R) inputs for each flip-flop. These devices may be used in control, register, or toggle functions. CMOS SSI • • Diode Protection on A ll Inputs
|
OCR Scan
|
PDF
|
MC14Q27B
MC14027B
|
10631 flip-flop
Abstract: HA611 10631
Text: M MOTOROLA Military 10631 High Speed Dual D Type Master Slave Flip-Flop ELECTRICALLY TESTED PER: MIL-M-38510/06102 The 10631 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C c) and Clock Enable (Cg) inputs. Each flip-flop may
|
OCR Scan
|
PDF
|
mil-m-38510/06102
in100
10631 flip-flop
HA611
10631
|
DS00954
Abstract: CERAMIC LEADLESS CHIP CARRIER 54F534DM 74F534 74F534PC 74F534SC 74F534SJ F374 J20A M20D
Text: EM ICDNDUCTOR t 74F534 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Features The ’F534 Is a high speed, low -pow er octal D-type flip-flop featuring separate D -type inputs for each flip-flop and 3-STATE outputs for bus-oriented a p plications. A buffered
|
OCR Scan
|
PDF
|
74F534
74Ftional
DS00954
CERAMIC LEADLESS CHIP CARRIER
54F534DM
74F534
74F534PC
74F534SC
74F534SJ
F374
J20A
M20D
|
Untitled
Abstract: No abstract text available
Text: 3.3 V CMOS 10-BIT FLIP-FLOP WITH DUAL OUTPUTS, 3-STATE OUTPUTS AND BUS-HOLD IDT74ALVCH162820 DESCRIPTION: FEATURES: This 10-bit flip-flop is built using advanced dual metal CMOS technology. The ALVCH162820 is an edge-triggered D-type flip-flop. On the positive transition of the clock CLK
|
OCR Scan
|
PDF
|
10-BIT
IDT74ALVCH162820
ALVCH162820
|
Untitled
Abstract: No abstract text available
Text: 74LS377 S ignetics Flip-Flop Octal D Flip-Flop With Clock Enable Product Specification Logic Products FEATURES • Ideal for addressable register applications • Clock Enable for address and data synchronization applications • Eight edge-triggered D flip-flops
|
OCR Scan
|
PDF
|
74LS377
20-pin
40MHz
SQL-20
500ns
500ns
|
Untitled
Abstract: No abstract text available
Text: 74LS377 Signetics Flip-Flop Octal D Flip-Flop With Clock Enable Product Specification Logic Products FEATURES • Ideal for addressable register applications • Clock Enable for address and data synchronization applications • Eight edge-triggered D flip-flops
|
OCR Scan
|
PDF
|
74LS377
20-pin
40MHz
SQL-20
500ns
500ns
|
ABT374C
Abstract: No abstract text available
Text: 374C 53 National m A Semiconductor 54ABT/74ABT374C Octal D-Type Flip-Flop with 1 31-STATE Outputs General Description The 'ABT374C is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock CP and Output
|
OCR Scan
|
PDF
|
54ABT/74ABT374C
31-STATE®
ABT374C
Edge-trig50
|
MC74AC273
Abstract: MC74AC373
Text: M OTOROLA M C74A C 374 M C 74A C T374 O ctal D -iy p e Flip-Flop w ith 3 -S ta te O utputs OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS The MC74AC374/74ACT374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for busoriented applications. A buffered Clock CP and Output Enable (OE) are common
|
OCR Scan
|
PDF
|
MC74AC374/74ACT374
MC74AC273
MC74AC377
MC74AC373
MC74AC574
MC74AC564
ACT374
MC74AC374
MC74ACT374
|
Untitled
Abstract: No abstract text available
Text: S E M I C O N D U C T O R tm 74ABT374 Octal D-Type Flip-Flop with General Description The ABT374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-STATE outputs for bus-oriented applications. A buffered Clock CP and Output
|
OCR Scan
|
PDF
|
74ABT374
ABT374
|
F10135
Abstract: F10535 fairchild ECL
Text: F10135~* F 1 0 5 3 5 ^ F10K VOLTAGE COMPENSATED ECL DUAL JK FLIP-FLOP DESCRIPTION - The F10135 and F10535 are Dual Master/Slave DC Coupled Flip Flop. Asynchronous Clear Direct CD and Set Direct (SD) are provided and override the clock. The output states of each flip-flop change on the LOW to HIGH transition of
|
OCR Scan
|
PDF
|
F10135
F10535
F10135
F10535
fairchild ECL
|
