Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    HSP5021 Search Results

    HSP5021 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    HSP50210JC-52 Renesas Electronics Corporation Digital Costas Loop, PLCC, /Tube Visit Renesas Electronics Corporation
    HSP50214BVI Renesas Electronics Corporation Programmable Downconverter, MQFP-HS, /Tray Visit Renesas Electronics Corporation
    HSP50210JI-52Z Renesas Electronics Corporation Digital Costas Loop, PLCC, /Tube Visit Renesas Electronics Corporation
    HSP50214BVC Renesas Electronics Corporation Programmable Downconverter, MQFP-HS, /Tray Visit Renesas Electronics Corporation
    HSP50210JI-52 Renesas Electronics Corporation Digital Costas Loop, PLCC, /Tube Visit Renesas Electronics Corporation
    SF Impression Pixel

    HSP5021 Price and Stock

    Rochester Electronics LLC HSP50214VI

    PROGRAMMABLE DOWNCONVERTER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey HSP50214VI Bulk 7
    • 1 -
    • 10 $44.22
    • 100 $44.22
    • 1000 $44.22
    • 10000 $44.22
    		Buy Now

    Rochester Electronics LLC HSP50216KI

    BASEBAND CIRCUIT, PBGA196
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey HSP50216KI Bag 2
    • 1 -
    • 10 $157.24
    • 100 $157.24
    • 1000 $157.24
    • 10000 $157.24
    		Buy Now

    Rochester Electronics LLC HSP50214VC

    PROGRAMMABLE DOWNCONVERTER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey HSP50214VC Bulk 5
    • 1 -
    • 10 $70.1
    • 100 $70.1
    • 1000 $70.1
    • 10000 $70.1
    		Buy Now

    Rochester Electronics LLC HSP50214BVI

    PROGRAMMABLE DOWN-CONVERTER FOR
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey HSP50214BVI Bulk 2
    • 1 -
    • 10 $232.58
    • 100 $232.58
    • 1000 $232.58
    • 10000 $232.58
    		Buy Now

    Renesas Electronics Corporation HSP50216KIZ

    IC DOWNCONVERTER DGTL 4CH 196BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey HSP50216KIZ Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more HSP5021 price and stock on Findchips.com

    HSP5021 Datasheets (69)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    HSP50210 Harris Semiconductor Demodulator Original PDF
    HSP50210 Harris Semiconductor Digital Costas Loop Original PDF
    HSP50210 Intersil Digital Costas Loop Original PDF
    HSP50210JC-52 Intersil Data Conversion Binary Code Formats Original PDF
    HSP50210JC-52 Intersil Implementing Polyphase Filtering with the HSP50110 (DQT) HSP50210 (DCL) and the HSP43168 (DFF) Original PDF
    HSP50210JC-52 Intersil Digital Costas Loop Original PDF
    HSP50210JC-52 Intersil HSP50110-HSP50210, SATCOM Modem Chipset Evaluation Platform Original PDF
    HSP50210JC-52 Intersil Loading Custom Digital Filters Into the HSP50110-210EVAL Original PDF
    HSP50210JC-52 Intersil Digital Costas Loop; Temperature Range: 0°C to 70°C; Package: 84-PLCC Original PDF
    HSP50210JC-52 Intersil Digital Costas Loop Original PDF
    HSP50210JC-52 Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    HSP50210JC-52Z Intersil Digital Costas Loop; Temperature Range: 0°C to 70°C; Package: 84-PLCC Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop Original PDF
    HSP50210JI-52 Intersil Implementing Polyphase Filtering with the HSP50110 (DQT) HSP50210 (DCL) and the HSP43168 (DFF) Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop; Temperature Range: -40°C to 85°C; Package: 84-PLCC Original PDF
    HSP50210JI-52 Intersil HSP50110-HSP50210, SATCOM Modem Chipset Evaluation Platform Original PDF
    HSP50210JI-52 Intersil Digital Costas Loop Original PDF
    HSP50210JI-52 Intersil Loading Custom Digital Filters Into the HSP50110-210EVAL Original PDF
    HSP50210JI-52Z Intersil Digital Costas Loop; Temperature Range: -40°C to 85°C; Package: 84-PLCC Original PDF

    HSP5021 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    LG 631 IC

    Abstract: SDXC pin diagram of tle 7203 F804 F808 HSP50216 HSP50216KI tle 8209 e SD2C tle 8209
    Text: HSP50216 TM Data Sheet tle P5 6 jec rnn ra abl ital n ver tho w rsi por n, ico cto Four-Channel Programmable Digital DownConverter The HSP50216 Quad Programmable Digital DownConverter QPDC) is designed for high dynamic range applications such as cellular basestations where multiple channel processing is


    Original     		PDF HSP50216 HSP50216 16-bit LG 631 IC SDXC pin diagram of tle 7203 F804 F808 HSP50216KI tle 8209 e SD2C tle 8209

    SDXC

    Abstract: UMTS receiver SD2B HSP50216 ISL5216 ISL5217 SD1D cic compensation filter
    Text: Use of HSP50216 and ISL5216 QPDC in Wideband Applications - UMTS TM Application Note April 2001 AN9927 Authors: Aaron Algiere, Dejan Radic Description This document will explain how to use Intersil’s Quad Programmable Down Converters, the HSP50216 and ISL5216, for the Wideband Applications, in particular UMTS.


    Original     		PDF HSP50216 ISL5216 AN9927 ISL5216, 44MSPS 68MSPS 10-TAP SDXC UMTS receiver SD2B ISL5217 SD1D cic compensation filter

    Tuner sharp QPSK

    Abstract: 9031 code fir filter Numerically Controlled Oscillator HSP50210 HSP50214 HSP50214VC HSP50214VI
    Text: February 2000 Programmable Downconverter Features Description • Up to 52 MSPS Front-End Processing Rates CLKIN and 35 MSPS Back-End Processing Rates (PROCCLK) Clocks May Be Asynchronous The HSP50214 Programmable Downconverter converts digitized IF data into filtered baseband data which can be


    Original     		PDF HSP50214 100dB 255-Tap 625kHz Tuner sharp QPSK 9031 code fir filter Numerically Controlled Oscillator HSP50210 HSP50214VC HSP50214VI

    CIC interpolation Filter

    Abstract: HSP50214 HSP50214A HSP50214B TB349 cic filter
    Text: Calculating the Maximum Output Sample Rate and Bandwidth Specifications of the HSP50214 TM Technical Brief January 1998 TB349.1 Authors: John Henkelman and David Damerow Output Sample Rate and Bandwidth Specifications Calculating the Output Rate • Output Samples at 6.6 MSPS with Output Bandwidths


    Original     		PDF HSP50214 TB349 500kHz 625kHz HSP50214 982kHz HSP50214A CIC interpolation Filter HSP50214B cic filter

    Untitled

    Abstract: No abstract text available
    Text: HSP50216 Data Sheet August 17, 2007 Four-Channel Programmable Digital Downconverter FN4557.6 Features • Up to 70MSPS Input The HSP50216 Quad Programmable Digital Downconverter QPDC is designed for high dynamic range applications such as cellular basestations where multiple channel


    Original     		PDF HSP50216 FN4557 70MSPS HSP50216 16-bit

    Untitled

    Abstract: No abstract text available
    Text: HSP50210 Data Sheet July 2, 2008 FN3652.5 Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    Original     		PDF HSP50210 FN3652 HSP50110 52MHz

    tuner 3402

    Abstract: HSP50210 HSP50214B HSP50214BVC HSP50214BVI
    Text: HSP50214B Semiconductor Data Sheet February 1999 File Number 4450.2 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The


    Original     		PDF HSP50214B HSP50214B 55MHz 14-bit tuner 3402 HSP50210 HSP50214BVC HSP50214BVI

    rAised cosine FILTER

    Abstract: 210E raised cosine HSP43124 HSP50110 HSP50210
    Text: Loading Custom Digital Filters Into the HSP50110/210EVAL Application Note January 1999 AN9676.1 Author: Paul Chen Introduction The HSP50110/210EVAL was intended to showcase the demodulation capabilities of the HSP50110 Digital Quadrature Tuner DQT and the HSP50210 Digital Costas Loop (DCL).


    Original     		PDF HSP50110/210EVAL AN9676 HSP50110/210EVAL HSP50110 HSP50210 10-bit 52MHz. HSP43124, rAised cosine FILTER 210E raised cosine HSP43124

    Untitled

    Abstract: No abstract text available
    Text: HSP50214B S E M I C O N D U C T O R Programmable Downconverter February 1998 Features Description • Up to 65 MSPS Front-End Processing Rates CLKIN and 55MHz Back-End Processing Rates (PROCCLK) Clocks May Be Asynchronous • Processing Capable of >100dB SFDR


    Original     		PDF HSP50214B HSP50214B 14-bit 255-ts 1-800-4-HARRIS

    96330

    Abstract: No abstract text available
    Text: HSP50214A S E M I C O N D U C T O R Programmable Downconverter February 1998 Features Description • Up to 65 MSPS Front-End Processing Rates CLKIN and 55 MSPS (41 MSPS Using the Discriminator) Back-End Processing Rates (PROCCLK) Clocks May Be Asynchronous


    Original     		PDF HSP50214A HSP50214A 14-bit 255-RL 96330

    16 AS 15 HB1

    Abstract: No abstract text available
    Text: Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B Application Note January 1999 AN9720.2 Authors: John Henkelman and Dave Damerow Introduction [ /Title (AN97 20) /Subject (Calculating Maximum Processing Rates of the PDC (HSP5


    Original     		PDF HSP50214, HSP50214A HSP50214B) AN9720 HSP50 16 AS 15 HB1

    structure interpolation CIC Filter

    Abstract: SDXC F804 HSP50216 HSP50216KI HSP50216KIZ SD2C 00A140
    Text: HSP50216 TM Data Sheet July 31, 2006 Four-Channel Programmable Digital DownConverter Features • Up to 70MSPS Input The HSP50216 Quad Programmable Digital DownConverter QPDC is designed for high dynamic range applications such as cellular basestations where multiple channel


    Original     		PDF HSP50216 FN4557 70MSPS HSP50216 16-Bit 32-Bit structure interpolation CIC Filter SDXC F804 HSP50216KI HSP50216KIZ SD2C 00A140

    040151

    Abstract: HI5721 HI5731 HI5741 HSP43124 HSP43168 HSP50110 HSP50210 HSP50210JC-52 HSP50210JI-52
    Text: HSP50210 Data Sheet January 1999 File Number Digital Costas Loop Features The Digital Costas Loop DCL performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms. These tasks include matched filtering, carrier


    Original     		PDF HSP50210 HSP50110 52MHz 040151 HI5721 HI5731 HI5741 HSP43124 HSP43168 HSP50110 HSP50210 HSP50210JC-52 HSP50210JI-52

    costas loop

    Abstract: HSP50110 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 HSP43168 HSP43216
    Text: Digital Signal Processing Application Notes Harris Semiconductor No. AN9658 Digital Signal Processing January 1997 Implementation of a High Rate Radio Receiver HSP43124, HSP43168, HSP43216, HSP50110, HSP50210 Authors: John Henkelman and David Damerow Features


    Original     		PDF AN9658 HSP43124, HSP43168, HSP43216, HSP50110, HSP50210) 140MHz 1-800-4-HARRIS costas loop HSP50110 210E CXA3086Q HI3026AJCQ HI3026JCQ HI3086JCQ HSP43124 HSP43168 HSP43216

    cic filter

    Abstract: decimation filters HSP50214 logic diagram of ic 7432 DC variable power center tap HB2-0 HSP50214A HSP50214B
    Text: Calculating Maximum Processing Rates of the PDC HSP50214, HSP50214A and HSP50214B Application Note Introduction January 1999 AN9720.2 BAND OF INTEREST Configuring the Programmable Digital Downconverter (PDC) requires selecting clock, decimation and interpolation rates for


    Original     		PDF HSP50214, HSP50214A HSP50214B) AN9720 cic filter decimation filters HSP50214 logic diagram of ic 7432 DC variable power center tap HB2-0 HSP50214B

    E 243002

    Abstract: DJ0058 A1225XL-PL84C gsm E 243002 gsm jammer schematics BPSK MODULATORS raised cosine 243002 16 QAM modulation matlab gaussian shaping filter DC10B
    Text: HSP50215EVAL S E M I C O N D U C T O R USER’S MANUAL DSP Modulator Evaluation Board April 1998 Features Description • Multi-Channel Composite IF Output with 1-4 Channels Evaluation Kit • Digital or Analog Composite Output The HSP50215EVAL Kit provides the necessary tools to


    Original     		PDF HSP50215EVAL HSP50215EVAL HSP50215 1-800-4-HARRIS E 243002 DJ0058 A1225XL-PL84C gsm E 243002 gsm jammer schematics BPSK MODULATORS raised cosine 243002 16 QAM modulation matlab gaussian shaping filter DC10B

    Untitled

    Abstract: No abstract text available
    Text: S M A E E S S H S P 5 2 1 5 Digital UpConverter August 1997 Features Description • Output Sample Rates Up to 52 MSPS; Input Data Rates Up to 13 MSPS The HSP50215 Digital UpConverter DUC is a QASK/FM modulator/FDM upconverter designed for high dynamic range applications such as cellular basestations. The DUC


    OCR Scan     		PDF HSP50215 32-Bit 30-Bit 1-800-4-HARRIS

    Untitled

    Abstract: No abstract text available
    Text: S M A E E S S H S P 5 2 1 5 Digital UpConverter March 1998 Features Description • Output Sample Rates Up to 52 MSPS 48 MSPS Indus­ trial ; Input Data Rates Up to 3.25 MSPS The HSP50215 Digital UpConverter (DUC) is a QASK/FM modulator/FDM upconverter designed for high dynamic


    OCR Scan     		PDF HSP50215 32-Bit 30-Bit HSP50215

    DS 09 1007 1012 D4

    Abstract: 901 u 620 tg CW03 QPSK qam trans Modulator block diagram
    Text: HSP50215 Semiconductor D a ta S h e e t J a n u a ry 1999 F ile N u m b e r 4 3 4 6 .4 Digital UpConverter Features The HSP50215 Digital UpConverter DUC is a QASK/FM modulator/FDM upconverter designed for high dynamic range applications such as cellular basestations. The DUC combines


    OCR Scan     		PDF HSP50215 HSP50215 16-bit DS 09 1007 1012 D4 901 u 620 tg CW03 QPSK qam trans Modulator block diagram

    Untitled

    Abstract: No abstract text available
    Text: HSP50214 HARRIS S E M I C O N D U C T O R Programmable Downconverter February 1998 Features Description • Up to 52 MSPS Front-End Processing Rates CLKIN and 35 MSPS Back-End Processing Rates (PROCCLK) Clocks May Be Asynchronous The HSP50214 Programmable Downconverter converts


    OCR Scan     		PDF HSP50214 HSP50214 100dB 255-Tap 1-800-4-HARRIS

    Untitled

    Abstract: No abstract text available
    Text: HSP50214B Semiconductor Data Sheet January 1999 4450.1 File Number Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The


    OCR Scan     		PDF HSP50214B HSP50214B 55MHz 14-bit

    costas loop

    Abstract: rs232 connector pin DIAGRAM psk demodulator quadrature costas loop
    Text: HSP50110/210EVAL Semiconductor U s e r's M a n m il January /99 9 File N u m b e r 4 1 49.1 DSP Demodulator Evaluation Board Features Evaluation Kit • Evaluation Kit for the HSP50110 Digital Quadrature Tuner and the HSP50210 Digital Costas Loop The HSP50110/21OEVAL kit consists of a circuit board, a


    OCR Scan     		PDF HSP50110/210EVAL HSP50110/21OEVAL HSP50110 HSP43124 HSP50210 1-000-4-HARRIS costas loop rs232 connector pin DIAGRAM psk demodulator quadrature costas loop

    TMS320C50

    Abstract: No abstract text available
    Text: ST-114 Product Sheet The board Is controlled through a Windows interface which allows full access to all HSP50214 registers, and provides controls and displays for FM, FSK, BPSK and QPSK signal demodulation. To speed evaluation, the ST-114 includes a Harris HI5703 10 Bit 40


    OCR Scan     		PDF ST-114 HSP50214 ST114 HI5703 HSP45106 TMS320C50

    cic filter for digital down converter

    Abstract: No abstract text available
    Text: ¡33 M A fiE S » HSP50214 ADVANCE INFORMATION November 1996 Programmable Downconverter Features Description • Up to 52 MSPS Input The HSP50214 Programmable Downconverter converts digitized IF data into data which can be processed by the standard DSP microprocessor. At least 14 bits of dynamic


    OCR Scan     		PDF 32-Bit 100dB 500kHz 16-Bit HSP50210 HI5805 HI5703 HSP50214VC HSP50214VI 28x28 cic filter for digital down converter