ddr sdram
Abstract: DDR200 DDR266 DDR333
Text: SERIAL PRESENCE DETECT M368L0914DTL-CA0/CB0/CA2/CB3 Organization :8Mx64 Composition :8Mx16*4 Used component part # :K4H281638D-TCA0/B0/A2/B3 # of rows in module:1 row Feature :1,250mil height & single sided component Refresh :4K/64ms Bin Sort : A0 DDR200@CL=2 , B0(DDR266@CL=2.5), A2(DDR266@CL=2), B3(DDR333@CL=2.5)
|
Original
|
M368L0914DTL-CA0/CB0/CA2/CB3
8Mx64
8Mx16
K4H281638D-TCA0/B0/A2/B3
250mil
4K/64ms
DDR200
DDR266
DDR333
ddr sdram
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M463L0914DT0 172pin DDR Micro SODIMM 64MB DDR SDRAM MODULE 8Mx64 based on 8Mx16 DDR SDRAM 172pin Micro DIMM 64-bit Non-ECC/Parity Revision 0.1 Jan. 2002 Rev. 0.0 Dec. 2001 M463L0914DT0 172pin DDR Micro SODIMM Revision History Revision 0.0 (Dec. 2001) 1. First release
|
Original
|
M463L0914DT0
172pin
8Mx64
8Mx16
64-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 200pin unbuffered DDR SODIMM SERIAL PRESENCE DETECT 200pin Unbuffered SODIMM SPD Specification 128Mb D-die base Rev. 0.1 Sep. 2001 Revision 0.0 (Aug. 2001) 1. First release for internal use only. Revision 0.1 (September 2001) 1. Changed Byte 93 and Byte 94 each other.
|
Original
|
200pin
128Mb
DDR333
M470L0914DT0-LA0/B0/A2/B3
8MX64
8MX16
K4H281638D-TLA0/B0/A2
4K/64ms
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 128Mb D-die x16 DDR SDRAM DDR SDRAM Specification Version 0.5 - 1 - REV. 0.5 Jan. 31. 2002 128Mb D-die(x16) DDR SDRAM Revision History Version 0 (July, 2001) - First version for internal review Version 0.1 (September, 2001) - Changed spec to preliminary version
|
Original
|
128Mb
|
PDF
|
amcc volta
Abstract: No abstract text available
Text: S4814PBI21 Volta 48 FINAL Datasheet Revision 1.13 November 21, 2005 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
S4814PBI21
amcc volta
|
PDF
|
K4H281638D-TCB0
Abstract: LBST samsung 128Mb DDR SDRAM 0.3 DDR200 DDR266A DDR266B DDR333 K4H281638D-TCA2 K4H281638D-TLA2
Text: 128Mb D-die x16 DDR SDRAM DDR SDRAM Specification Version 0.6 - 1 - REV. 0.6 Oct. 21. 2002 128Mb D-die(x16) DDR SDRAM Revision History Version 0 (July, 2001) - First version for internal review Version 0.1 (September, 2001) - Changed spec to preliminary version
|
Original
|
128Mb
K4H281638D-TCB0
LBST
samsung 128Mb DDR SDRAM 0.3
DDR200
DDR266A
DDR266B
DDR333
K4H281638D-TCA2
K4H281638D-TLA2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 128Mb D-die x16 DDR SDRAM DDR SDRAM Specification Version 0.5 - 1 - REV. 0.5 Jan. 31. 2002 128Mb D-die(x16) DDR SDRAM Revision History Version 0 (July, 2001) - First version for internal review Version 0.1 (September, 2001) - Changed spec to preliminary version
|
Original
|
128Mb
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M368L0914DTL 184pin Unbuffered DDR SDRAM MODULE 64MB DDR SDRAM MODULE 8Mx64 based on 8Mx16 DDR SDRAM Unbuffered 184pin DIMM 64-bit Non-ECC/Parity Revision 0.2 May. 2002 Rev. 0.2 May. 2002 M368L0914DTL 184pin Unbuffered DDR SDRAM MODULE Revision History Revision 0 (Dec. 2001)
|
Original
|
M368L0914DTL
184pin
8Mx64
8Mx16
64-bit
DDR200
PC1600)
|
PDF
|
S19225PBI22
Abstract: S19225PBI AMCC Virtual Concatenation deskew SRAM SAMSUNG
Text: S19225PBI22 Volta 192 Datasheet Revision 1.14 February 23, 2006 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
S19225PBI22
S19225PBI
AMCC Virtual Concatenation deskew
SRAM SAMSUNG
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UG016D7446JH-DH Data sheets can be downloaded at www.unigen.com 128M Bytes 16M x 72 bits SYNCHRONOUS DRAM MODULE 200 Pin DDR SDRAM ECC Unbuffered SODIMM based on 10 pcs 8M x 16 DDR SDRAM 4K Refresh FEATURES PIN ASSIGNMENT (Front View) Quad internal banks operation
|
Original
|
UG016D7446JH-DH
64ms/4K)
200-Pin
Re-Tek-1005
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M485L0914DT0 Preliminary 200pin DDR SDRAM SODIMM 64MB DDR SDRAM MODULE 8Mx72 based on 8Mx16 DDR SDRAM 200pin SODIMM 72-bit ECC/Parity Revision 0.0 May. 2002 Rev. 0.0 May. 2002 M485L0914DT0 Preliminary 200pin DDR SDRAM SODIMM Revision History Revision 0.0 (May. 2002)
|
Original
|
M485L0914DT0
200pin
8Mx72
8Mx16
72-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M368L0914DT2 184pin Unbuffered DDR SDRAM MODULE 64MB DDR SDRAM MODULE 8Mx64 based on 8Mx16 DDR SDRAM Unbuffered 184pin DIMM 64-bit Non-ECC/Parity Revision 0.0 September. 2001 Rev. 0.0 Sep. 2001 M368L0914DT2 184pin Unbuffered DDR SDRAM MODULE Revision History
|
Original
|
M368L0914DT2
184pin
8Mx64
8Mx16
64-bit
|
PDF
|
SLA 7041
Abstract: amcc volta SLA 7041 ms MT46V16M16-6T AMCC Virtual Concatenation deskew 4XP4 xxaa9 S19225PBI21
Text: S19225PBI21 FINAL Volta192 Datasheet Revision 1.13 November 9, 2005 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
S19225PBI21
Volta192
SLA 7041
amcc volta
SLA 7041 ms
MT46V16M16-6T
AMCC Virtual Concatenation deskew
4XP4
xxaa9
|
PDF
|
DDR200
Abstract: DDR266A DDR266B M368L1714DT1
Text: M368L1714DT1 184pin Unbuffered DDR SDRAM MODULE 128MB DDR SDRAM MODULE 16Mx64(8Mx16*2Bank based on 8Mx16 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity Revision 0.2 May. 2002 Rev. 0.2 May. 2002 184pin Unbuffered DDR SDRAM MODULE M368L1714DT1 Revision History
|
Original
|
M368L1714DT1
184pin
128MB
16Mx64
8Mx16
64-bit
DDR200
DDR266A
DDR266B
M368L1714DT1
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: M368L0914DTL 184pin Unbuffered DDR SDRAM MODULE 64MB DDR SDRAM MODULE 8Mx64 based on 8Mx16 DDR SDRAM Unbuffered 184pin DIMM 64-bit Non-ECC/Parity Revision 0.0 December. 2001 Rev. 0.0 Dec. 2001 M368L0914DTL 184pin Unbuffered DDR SDRAM MODULE Revision History
|
Original
|
M368L0914DTL
184pin
8Mx64
8Mx16
64-bit
DDR200
PC1600)
|
PDF
|
DDR200
Abstract: DDR266A DDR266B K4H281638D-TCA2 K4H281638D-TCB0 K4H281638D-TLA2 K4H281638D-TLB0 K4H281638D-TCB3
Text: 128Mb D-die x16 DDR SDRAM DDR SDRAM Specification Version 0.3 - 1 - REV. 0.3 Nov. 3. 2001 128Mb D-die(x16) DDR SDRAM Revision History Version 0 (July, 2001) - First version for internal review Version 0.1 (September, 2001) - Changed spec to preliminary version
|
Original
|
128Mb
DDR200
DDR266A
DDR266B
K4H281638D-TCA2
K4H281638D-TCB0
K4H281638D-TLA2
K4H281638D-TLB0
K4H281638D-TCB3
|
PDF
|
pc2700u
Abstract: PC2700U-25330-A1 PC2700U-25330-C3 PC2700U-25330-B2 PC2700 DDR266A samsung 512mb ddr cl3 samsung 512mb ddr cl3 184pin DDR200 DDR266B
Text: General Information DDR SDRAM PC2700 Unbuffered DIMM Product Guide PC2700 gerber base June. 2002 Memory Division June, 2002 General Information DDR SDRAM A. DDR SDRAM Component Ordering Information 1 2 3 4 5 6 7 8 9 10 11 K 4 H X X X X X X X - X X X X Speed
|
Original
|
PC2700
4K/64ms
128Mb,
256Mb,
8K/64ms
512Mb,
pc2700u
PC2700U-25330-A1
PC2700U-25330-C3
PC2700U-25330-B2
DDR266A
samsung 512mb ddr cl3
samsung 512mb ddr cl3 184pin
DDR200
DDR266B
|
PDF
|
DDR200
Abstract: DDR266A DDR266B
Text: M470L0914DT0 200pin DDR SDRAM SODIMM 64MB DDR SDRAM MODULE 8Mx64 based on 8Mx16 DDR SDRAM 200pin SODIMM 64-bit Non-ECC/Parity Revision 0.3 Jan. 2003 Rev. 0.3 Jan. 2003 200pin DDR SDRAM SODIMM M470L0914DT0 Revision History Revision 0.0 (Aug. 2001) 1. First release.
|
Original
|
M470L0914DT0
200pin
8Mx64
8Mx16
64-bit
DDR266A
DDR266B
DDR200
DDR266A
DDR266B
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M485L0914DT0 200pin DDR SDRAM SODIMM 64MB DDR SDRAM MODULE 8Mx72 based on 8Mx16 DDR SDRAM 200pin SODIMM 72-bit ECC/Parity Revision 1.0 Dec. 2002 Rev. 1.0 Dec. 2002 M485L0914DT0 200pin DDR SDRAM SODIMM Revision History Revision 1.0 (Dec. 2002) 1. First release.
|
Original
|
M485L0914DT0
200pin
8Mx72
8Mx16
72-bit
|
PDF
|
M368L1714DT1
Abstract: No abstract text available
Text: M368L1714DT1 184pin Unbuffered DDR SDRAM MODULE 128MB DDR SDRAM MODULE 16Mx64(8Mx16*2Bank based on 8Mx16 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity Revision 0.0 September. 2001 Rev. 0.0 Sep. 2001 M368L1714DT1 184pin Unbuffered DDR SDRAM MODULE
|
Original
|
M368L1714DT1
184pin
128MB
16Mx64
8Mx16
64-bit
M368L1714DT1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M470L0914DT0 200pin DDR SDRAM SODIMM 64MB DDR SDRAM MODULE 8Mx64 based on 8Mx16 DDR SDRAM 200pin SODIMM 64-bit Non-ECC/Parity Revision 0.2 Jan. 2002 Rev. 0.2 Jan. 2002 M470L0914DT0 200pin DDR SDRAM SODIMM Revision History Revision 0.0 (Aug. 2001) 1. First release.
|
Original
|
M470L0914DT0
200pin
8Mx64
8Mx16
64-bit
DDR266A
-400ps
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S4814PBI22 Volta 48 Preliminary Datasheet Revision 1.13 November 21, 2005 AMCC - PROPRIETARY AND CONFIDENTIAL RESTRICTED DISTRIBUTION NDA REQUIRED Disclaimer: AMCC is providing information within this data sheet relating to LCAS mode in which a customer may choose to operate the Volta. The data set forth
|
Original
|
S4814PBI22
|
PDF
|