LMU112JC60 Search Results

LMU112JC60 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
LMU112 Abstract: LMU112DC50 LMU112DC60 LMU112PC25 LMU112PC50 LMU112PC60 MPY112K Text: LMU112 LMU112 DEVICES INCORPORATED 12 x 12-bit Parallel Multiplier 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES ❑ ❑ ❑ ❑ ❑ ❑ ❑ DESCRIPTION 25 ns Worst-Case Multiply Time Low Power CMOS Technology Replaces TRW MPY112K Two’s Complement or Unsigned	Original	LMU112 12-bit MPY112K MIL-STD-883, 48-pin 52-pin LMU112 LMU112DC50 LMU112DC60 LMU112PC25 LMU112PC50 LMU112PC60 MPY112K	PDF
U112 Abstract: CONTACTOR Text: LOGIC LMU112 D E V IC E S INCORPORATED 12 x 12-bit Parallel Multiplier FEATURES □ 50 ns W orst-C ase M ultiply Tim e □ Low Pow er C M O S T echnology □ R eplaces TR W M PY112K _1 T w o's C om plem ent or U nsigned O perands □ T hree-State O utputs	OCR Scan	LMU112 12-bit PY112K LMU112PC60 LMU112PC50 LMU112DC60 LMU112DC50 LMU112JC60 LMU112JC50 U112 CONTACTOR	PDF
Untitled Abstract: No abstract text available Text: LMU112 12 x 12-bit Parallel Multiplier D E V I C E S IN C O R P O R A T E D \|FEATURES DESCRIPTION The LMU112 is a high-speed, low power 12-bit parallel multiplier built using advanced CMOS technology. The LMU112 is pin and functionally compatible with TRW's MPY112K.	OCR Scan	LMU112 12-bit LMU112 MPY112K. MPY112K MIL-STD-883, LMU112DC60 LMU112PC60	PDF
Untitled Abstract: No abstract text available Text: . o <13 »nil CI» LMU112 12 x 12-bit Parallel M ultip lie r T he L M U 112 is a high-speed, low p ow er 12-bit parallel m ultiplier bu ilt using ad vanced C M O S technology. The L M U 112 is pin and functionally com patible w ith T R W 's M PY112K . □ 25 ns W orst-C ase M u ltiply Tim e	OCR Scan	48-pin 52-pin LMU112 12-bit PY112K LMU112JC60 LMU112JC50 LMU112JC25 LMU112PC60	PDF
Untitled Abstract: No abstract text available Text: I M l 1119 - i; r LMU112 , 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES_ _ □ 25 ns W orst-Case M ultiply Time □ Low Power CMOS Technology □ Replaces TRW M PY112K □ Tw o's Complement or Unsigned Operands □ Three-State Outputs	OCR Scan	LMU112 12-bit PY112K MIL-STD-883, 48-pin 52-pin LMU112	PDF
Untitled Abstract: No abstract text available Text: LM U112 12 x 12-bit Parallel Multiplier FEATURES □ 25 ns W orst-Case Multiply Time □ Low Power CMOS Technology □ Replaces TRW MPY112K □ Tw o's Complement or Unsigned Operands □ Three-State Outputs □ Available 100% Screened to MIL-STD-883, Class B	OCR Scan	12-bit MPY112K MIL-STD-883, 48-pin 52-pin LMU112 LMU112 MPY112K.	PDF
Untitled Abstract: No abstract text available Text: LMU112 12 x 12-bit Parallel Multiplier DESCRIPTION FEATURES □ 50 ns W orst-C ase M u ltiply Tim e T h e L M U 112 is a high-speed, low pow er 12-bit parallel m ultiplier built using advanced C M O S technology. T he LM U 112 is pin and functionally com patible w ith T R W 's M PY112K .	OCR Scan	LMU112 12-bit PY112K LMU112DC60 LMU112DC50 LMU112JC60 LMU112JC50 LMU112PC60 LMU112PC50	PDF