TCA 210
Abstract: advanced tca LMU12GC20 LMU12GC35 MPY012H
Text: LMU12 LMU12 DEVICES INCORPORATED 12 x 12-bit Parallel Multiplier 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES ❑ ❑ ❑ ❑ DESCRIPTION 20 ns Worst-Case Multiply Time Low Power CMOS Technology Replaces Fairchild MPY012H Two’s Complement, Unsigned, or
|
Original
|
LMU12
12-bit
MPY012H
68-pin
LMU12
MPY012H
TCA 210
advanced tca
LMU12GC20
LMU12GC35
|
PDF
|
TCA 210
Abstract: LMU12GC45 LMU12DC65 LMU12GC20 LMU12GC35 LMU12GC65 MPY012H
Text: LMU12 LMU12 DEVICES INCORPORATED 12 x 12-bit Parallel Multiplier 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES ❑ ❑ ❑ ❑ ❑ ❑ ❑ DESCRIPTION 20 ns Worst-Case Multiply Time Low Power CMOS Technology Replaces TRW MPY012H Two’s Complement, Unsigned, or
|
Original
|
LMU12
12-bit
MPY012H
MIL-STD-883,
64-pin
68-pin
LMU12
TCA 210
LMU12GC45
LMU12DC65
LMU12GC20
LMU12GC35
LMU12GC65
MPY012H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LMLL12 •Vi» /lif iu LMU12 mm 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES_ □ □ □ □ 20 ns Worst-Case Multiply Time Low Power CMOS Technology Replaces TRW MPY012H Two's Complement, Unsigned, or Mixed Operands □ Three-State Outputs
|
OCR Scan
|
LMLL12
LMU12
12-bit
MPY012H
MIL-STD-883,
64-pin
68-pin
LMU12
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LMU12 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES □ □ □ □ DESCRIPTION 35 ns Worst-Case M ultiply Time Low Pow er CMOS Technology Replaces TRW MFY012H T w o's C om plem ent Unsigned, or Mixed O perands □ Three-State O utputs □ Available 100% Screened to
|
OCR Scan
|
LMU12
12-bit
MFY012H
MIL-STD-883,
64-pin
68-pin
LMU12
MPY012H
|
PDF
|
lmu12gc45
Abstract: No abstract text available
Text: — — — — LMU12 12 x 1 2 - b i t P a r a l l e l M u l t i p l i e r FEATURES ; □ 20 ns W orst-C ase M u ltiply Tim e □ L ow P ow er C M O S T echnology □ R eplaces T R W M PY012H □ T w o 's C om plem ent, U nsigned, or M ixed O perand s □ T hree-State O utpu ts
|
OCR Scan
|
LMU12
PY012H
64-pin
12-bit
24-bit
01/15/97-LDS
64-pin
lmu12gc45
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LMU12 12 x 12-bit Parallel Multiplier D E V IC E S IN C O R P O R A T E D DESCRIPTION FEATURES □ □ □ □ 20 ns Worst-Case Multiply Time Low Power CMOS Technology Replaces Fairchild MPY012H Two's Complement, Unsigned, or Mixed Operands □ Three-State Outputs
|
OCR Scan
|
LMU12
12-bit
MPY012H
68-pin
LMU12
MPY012H
24-bit
|
PDF
|
lmu12gc45
Abstract: CONTACTOR
Text: LMU12 12 x 12 -b it P a rallel M u ltip lie r D E V IC E S IN C O R P O R A T E D FEATURES DESCRIPTION □ 35 ns W orst-C ase M ultiply Tim e □ Low Pow er C M O S Technology U R eplaces TRW M PY012H □ T w o's C om plem ent, U nsigned, or M ixed O perands
|
OCR Scan
|
LMU12
12-bit
24-bit
LMU12GC65
LMU12GC45
LMU12GC35
LMU12DC65
LMU12DC45
LMU12DC35
CONTACTOR
|
PDF
|
MPY12HJ
Abstract: No abstract text available
Text: LOGIC DEVICES INC TS DE I SSbSTOS O D O D ia? 1 J 1 -pL4& ~£>7 12 x 12-bit parallel multiplier LMU12 general information features The LMU 12 is a 12-bit parallel multiplier 23-bit product suitable for two's complement featuring high speed and low power con
|
OCR Scan
|
12-bit
LMU12
23-bit
24-bit
LMU12
MPY-12HJ
MPY12HJ
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LMU12 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES DESCRIPTION □ 20 ns Worst-Case Multiply Time □ Low Power CMOS Technology □ Replaces TRW MPY012H □ Two's Complement, Unsigned, or Mixed Operands □ Three-State Outputs □ Available 100% Screened to
|
OCR Scan
|
LMU12
12-bit
MPY012H
MIL-STD-883,
64-pin
68-pin
LMU12
MPY012H
|
PDF
|
Untitled
Abstract: No abstract text available
Text: . i\\\ Ci >•111 LMU12 12 x 12-bit Parallel Multiplier □ FV IC E S IN C O R P Q R A T F D DESCRIPTION FEATURES □ 20 ns W orst-Case M ultiply Time □ Low Power CMOS Technology □ Replaces Fairchild MPY012H □ Tw o's Complement, Unsigned, or Mixed Operands
|
OCR Scan
|
MPY012H
68-pin
LMU12
A11-0
B11-0
R23-12
R11-0
LMU12
12-bit
|
PDF
|
2A1121
Abstract: No abstract text available
Text: LMU12 12 x 12-bit Parallel Multiplier FEATURES DESCRIPTION □ □ □ □ 20 ns Worst-Case Multiply Time Low Power CMOS Technology Replaces TRW MPY012H Two’s Complement, Unsigned, or Mixed Operands □ Three-State Outputs □ Available 100% Screened to
|
OCR Scan
|
LMU12
12-bit
MPY012H
L-STD-883,
64-pin
68-pin
LMU12
MPY012H
2A1121
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Lg G lc LMU12 12 x 12-bit Parallel Multiplier DEVICES INCORPORATED FEATURES D E S C R IP T IO N □ 35 ns Worst-Case Multiply Time □ Low Power CMOS Technology □ Replaces TRW MPY012H □ Two's Complement, Unsigned, or Mixed Operands □ Three-State Outputs
|
OCR Scan
|
LMU12
12-bit
MPY012H
MIL-STD-883,
64-pin
68-pin
MPY012H
LMU12
|
PDF
|
MPY12HJ
Abstract: No abstract text available
Text: LM U12 1 2 x 1 2-bit Parallel Multiplier Features Description_ □ 35 ns worst-case multiply time The LMU12 is a 12-bit parallel multiplier with high speed and low power consumption. It is pin and functionally compatible with TRW MPY12HJ devices. Full military
|
OCR Scan
|
LMU12
12-bit
MPY12HJ
MPY12HJ
24-bit
|
PDF
|
lmu12gc45
Abstract: No abstract text available
Text: I M II1 ? L3VIU12 12 x 12-bit Parallel M u ltip lie r □ 20 ns Worst-Case Multiply Time □ Low Power CMOS Technology □ Replaces TRW MPY012H □ Tw o’s Complement, Unsigned, or Mixed Operands □ Three-State Outputs □ Available 100% Screened to MIL-STD-883, Class B
|
OCR Scan
|
L3VIU12
12-bit
MPY012H
MIL-STD-883,
64-pin
68-pin
LMU12
MPY012H
lmu12gc45
|
PDF
|