MDS2015A Search Results

Untitled

Abstract: No abstract text available
Text: BACK MK2015 PECL Clock Synthesizer ICROCLOCK Description Features The MK2015 is an inexpensive way to generate a low jitter 155.52 MHz or other high speed differential PECL clock output from a low frequency crystal input. Using Phase-Locked-Loop (PLL) techniques, the device uses a standard