KSP 10 415
Abstract: VITELIC
Text: MOSEL VITELIC V104J8 V104J8 256K CMOS MEMORY MODULE Features Description • ■ ■ ■ ■ ■ The V104J8/9 Memory Module is organized as 262,144 x 8 bits in a 30-lead single-in-line module. The 256K x 8 memory module uses two Vitelic 256K x 4 DRAMs. Decoupling capacitors, mounted
|
Original
|
V104J8
V104J8/9
30-lead
KSP 10 415
VITELIC
|
PDF
|
IBM025161LG5D60
Abstract: gm72v16821 MD908 KM48S2020 TC59R1809 GM72V1682 KM4232W259Q60 KM416S1120A IBM025171LG5D-70 KM44S4020AT
Text: Fujitsu Microelectronics Inc. Hitachi America Ltd. Hyundai Electronics America Inc. IBM Microelectronics LG Semicon America Inc. formerly Goldstar Mitsubishi Electronics America Inc. NEC Electronics Inc. Micron Technology Inc. Mosel Vitelic Inc. MoSys Inc.
|
Original
|
MB81141621
MB81141622
MB81G8322
MB81116421
TC59R1608
2ns500MHz
TC59R0808
IBM025161LG5D60
gm72v16821
MD908
KM48S2020
TC59R1809
GM72V1682
KM4232W259Q60
KM416S1120A
IBM025171LG5D-70
KM44S4020AT
|
PDF
|
DDR400
Abstract: PC200 PC333 V826664K24S
Text: MOSEL VITELIC V826664K24S 64M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE PRELIMINARY .Features Description • 184 Pin Unbuffered 67,108,864 x 64 bit Organization DDR SDRAM Modules ■ Utilizes High Performance 32M x 8 DDR SDRAM in TSOPII-66 Packages
|
Original
|
V826664K24S
TSOPII-66
DDR400
V826664K24S
DDR400
PC200
PC333
|
PDF
|
V54C3256804V
Abstract: No abstract text available
Text: MOSEL VITELIC V54C3256804VA HIGH PERFORMANCE 3.3 VOLT 32M X 8 SYNCHRONOUS DRAM 4 BANKS X 8Mbit X 8 PRELIMINARY -75 -8PC -8 System Frequency fCK 133MHz 125MHz 125MHz Clock Cycle Time (tCK3) 7.5 ns 8 ns 8 ns Clock Access Time (tAC3) CAS Latency = 3 5.4 ns
|
Original
|
V54C3256804VA
133MHz
125MHz
V54C3256804V
|
PDF
|
V53C16258SH
Abstract: V53C16258SHK50 V53C16258SHT50 RC2t
Text: PRELIMINARY V53C16258SH HIGH PERFORMANCE 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM SELF REFRESH MOSEL VITELIC HIGH PERFORMANCE 50 Max. RAS Access Time, tRAC 50 ns Max. Column Address Access Time, (tCAA) 24 ns Min. Extended Data Out Mode Cycle Time, (tPC)
|
Original
|
V53C16258SH
16-bit
-50ns)
40-pin
40/44L-pin
V53C16258SH
V53C16258SHK50
V53C16258SHT50
RC2t
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL VITELIC Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ PRELIMINARY V1780J32 V1780J32 2M x 32 EDO MEMORY MODULE Description 2,097,152 x 32 bit organization Utilizes 1M x 16 CMOS DRAMs Fast access time: 60 ns EDO Page mode operation Low power dissipation
|
Original
|
V1780J32
72-lead
cycles/16ms
V1708J32
V1780J32
|
PDF
|
DDR333 256MB CL2.5
Abstract: No abstract text available
Text: MOSEL VITELIC V827432K24S 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE PRELIMINARY Features Description • 184 Pin Unbuffered 33,554,432 x 72 bit Organization DDR SDRAM Modules ■ Utilizes High Performance 32M x 8 DDR SDRAM in TSOPII-66 Packages
|
Original
|
V827432K24S
TSOPII-66
DDR400
DDR333 256MB CL2.5
|
PDF
|
DDR400
Abstract: PC200 PC333 V827432K24S DDR333 256MB CL2.5
Text: MOSEL VITELIC V827432K24S 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE PRELIMINARY Features Description • 184 Pin Unbuffered 33,554,432 x 72 bit Organization DDR SDRAM Modules ■ Utilizes High Performance 32M x 8 DDR SDRAM in TSOPII-66 Packages
|
Original
|
V827432K24S
TSOPII-66
DDR400
V827432K24S
DDR400
PC200
PC333
DDR333 256MB CL2.5
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL VITELIC V826532K04SATG 2.5 VOLT 32M x 64 HIGH PERFORMANCE UNBUFFERED DDR SDRAM MODULE PRELIMINARY Features Description • 184 Pin Unbuffered 33,554,432 x 64 bit Organization DDR SDRAM Modules ■ Utilizes High Performance 16M x 8 DDR SDRAM in TSOPII-66 Packages
|
Original
|
V826532K04SATG
TSOPII-66
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC Wt bBSBBTl OOOEOTl 275 bEE ]> MOSEL- VITELIC V53C16256/18256 256K X 16 AND 256K X 18 BIT CMOS DYNAMIC RAMS HIGH PERFORMANCE MO VX ADVANCED INFORMATION 70 80 100 Max. RAS Access Time, tp^c 70 ns 80 ns 100 ns Max. Column Address Access Time, (tcM )
|
OCR Scan
|
V53C16256/18256
150ns
18-bit
V53C16256-70,
V53C18256-70
V53C16256/18256-512
V53C16256
V53C18256
TheV53C16256
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC bSE D MOSEL- VITELIC • bB5 3 3 Tl QDÜBGTB 046 ■ UOVI V53C261 FAMILY HIGH PERFORMANCE LOW POWER 64KX 4 MULTIPORT VIDEO MEMORY WITH FAST PAGE MODE HIGH PERFORMANCE V53C261 V53C261 10 12 Max. RAS Access Time, tRAC 100 ns 120 ns Max Column Address Time, (trA a )
|
OCR Scan
|
V53C261
V53C261
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC MOSEL- VITELIC b2E ì> • ^3533^1 GDDS311 755 « M O V I V104J8/9 256K x 8, 256K x 9 CMOS MEMORY MODULE Features Description ■ 262 ,1 4 4 x 8 (or x 9) bit organization ■ Utilizes 256K x 4 and 256K x 1 C M O S DRAMs ■ Fast Page mode operation
|
OCR Scan
|
GDDS311
V104J8/9
104J8/9
30-lead
b3533Tl
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC MOSEL-VITELIC b2E D • bBSBBTl □ □ G E S T O 1TG H M O V I V52C8254 MULTIPORT VIDEO RAM WITH 2 5 6 K X 8 DRAM AND 512 X 8 SAM HIGH PERFORMANCE V52C82S4 60 PRELIMINARY 70 80 Max. RAS Access Time, tpAc 60 ns 70 ns 80 ns Max. CAS Access Time, (t(;AC)
|
OCR Scan
|
V52C8254
V52C82S4
|
PDF
|
SR8H
Abstract: No abstract text available
Text: MOSEL-VITELIC MOSEL-VITELIC bEE D ta3S33Tl DGD53bM "HT PRELIMINARY V400J32/36 4M X 32 & 4M X 36 CMOS MEMORY MODULES Features Description • ■ ■ ■ ■ ■ The V400J32 Memory Module is organized as 4,194,304 x 32 bits and the V400J36 is orgranized as 4,194,304 x 36 bits in a 72-lead single-in-line
|
OCR Scan
|
V400J32/36
ta3S33Tl
DGD53bM
V400J36)
V400J32)
72-lead
V400J32
V400J36
V400J32/36
SR8H
|
PDF
|
|
kexz
Abstract: No abstract text available
Text: MOSEL-VITELIC b2E » MOSEL-VITELIC • b3533Tl GGGS33L. GES ■ M O V I V104J232, V104J236 512K X 32, 512K x 36 SIMM PRELIMINARY Features Description a 524,288 x 32 bit or 524,288 x 36 bit The V104J232 Memory Module is organized as 524,288 x 32 bits in a 72-lead single-in-line module.
|
OCR Scan
|
b3533Tl
GGGS33L.
V104J232,
V104J236
72-lead
V104J232
QDQE34A
104J232/236
kexz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC MOSEL- VITELIC b2E D • b3S33^1 OQDEE'ïE T73 « M O V I V52C8255 MULTIPORT VIDEO RAM WITH 256K X 8 DRAM AND 5 1 2 X 8 SAM PRELIMINARY 60 70 80 Max. RAS Access Time, tf^c 60 ns 70 ns 80 ns Max. CAS Access Time, (tcAC) 15 ns 20 ns 25 ns Max. Column Address Access Time, (tM )
|
OCR Scan
|
b3S33
V52C8255
|
PDF
|
YM 3533
Abstract: No abstract text available
Text: bEE D MOSEL-VITELIC MOSEL-VITELIC • b3533^1 Q0QS3MS 7Ô3 ■ M O V I V400J8/9 4M X 8, 4M X 9 B IT FA ST PAGE MODE CMOS DYNAMIC RAM M EM ORY MODULE HIGH PERFORMANCE, LO W POWER HIGH PERFORMANCE V400J8/9 PRELIMINARY 70/70L 80/80L 10/10L 70 ns 80 ns 100 ns
|
OCR Scan
|
b3533
V400J8/9
70/70L
V400J8/9
80/80L
10/10L
V400J8/9L
V400J8/9-80
YM 3533
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC fc.2E D MOSEL-VITELIC • V404J8 and V404J9 1MX9, 1 M X 8 B IT FA ST PAGE MODE CMOS DYNAMIC RAM M EM ORY MODULE HIGH PERFORMANCE V404J8/9 tp^ç 60/60L 70/70L 7 0 ns 8 0 ns 100 35 ns 4 0 ns 50 ns Min. Fast Page M ode Cycle Tim e, (tp c ) 4 5 ns
|
OCR Scan
|
0D0S377
V404J8
V404J9
60/60L
V404J8/9
70/70L
80/80L
10/10L
V404J8/9L
|
PDF
|
104J32
Abstract: No abstract text available
Text: MOSEL- VITELIC PRELIMINARY V104J32, V104J36 256K x 32, 256K x 36 SIMM Features Description m The V104J32 M em ory Module is organized as 2 62.144 x 32 bits in a 72-lead single-in-line module. The 256K x 32 memory module uses 8 Mosel-Viteiic 256K x 4 DRAMs. The V104J36 is organized as
|
OCR Scan
|
V104J32,
V104J36
V104J32
72-lead
V104J32/36
104J32
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL-VITELIC bEE D MOSEL-VITEUC WÊ 1,3533^1 DDGSD'IS 101 V53C16257/18257 256K X 16 AND 256K X 18 BIT CMOS DYNAMIC RAMS ADVANCED INFORMA TION 70 80 100 Max. RAS Access Time, tp^c 70 ns 80 ns 100 ns HIGH PERFORMANCE Max. Column Address Access Time, (t^/O
|
OCR Scan
|
V53C16257/18257
18-bit
V53C16257-70,
V53C18257-70
V53C16257
V53C18257
TheV53C16257
V53C16267/18257
|
PDF
|
53C256
Abstract: 53C104 V53C104
Text: MOSEL- VITELIC V104J8/9 256K x 8, 256K x 9 CMOS MEM ORY MODULE Features Description • ■ ■ ■ ■ ■ The V104J8/9 Memory Module is organized as 262,144 x 8 (or 9) bits in a 30-lead single-in-line module. The 256K x 8 memory module uses two Vitelic 256K x 4 DRAMs. The 256K x 9 memory
|
OCR Scan
|
V104J8/9
V104J8/9
30-lead
53C256
53C104
V53C104
|
PDF
|
Untitled
Abstract: No abstract text available
Text: □EE J> MÔSEL-VITELIC MOSEL-VITELIC ^3533^1 m fl^O « M O V I 00053^3 V404J32 and V404J36 1M x 32 and 1 M x 3 6 CMOS MEMORY MODULES PRELIMINARY Features Description m • ■ ■ ■ ■ The V404J32 memory Module is organized as 1,048,576 x 32 bits in a 72-lead single-in-line mod
|
OCR Scan
|
V404J32
V404J36
72-lead
72-le0)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: M O SEL VFTELIC COMPANY BACKGROUND Mosel Vitelic designs, develops, manufactures, and markets high performance DRAMs, SRAMs, Video RAMs, SIMMs and application specific memories. The company is headquartered in the Science Based Industrial Park, Taiwan with subsidiaries in USA, Hong Kong and Japan.
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MOSEL VITELIC V35364F10K/G 4 M X 36 HIGH PERFORMANCE FAST PAGE MODE MEMORY MODULE PRELIMINARY Features Description • 4M x 36 bit organization ■ Utilizes High Performance 4M x 4 CMOS DRAMs ■ Standard access times: 60 ns ■ Fast Page mode ■ Low power dissipation
|
OCR Scan
|
V35364F10K/G
72-lead
V35364F10KG
V35364F10K/G
|
PDF
|