Untitled
Abstract: No abstract text available
Text: PRELIMINARY MT4LC4007J S 1 MEG X 4 DRAM DRAM 1 MEG x 4 DRAM 3.3V EDO PAGE MODE, OPTIONAL SELF REFRESH FEATURES • • • • • • • • • • Single +3.3V ±0.3V power supply Low power, 250|xW standby; lOOmW active, typical JEDEC-standard pinout and packages
|
OCR Scan
|
PDF
|
MT4LC4007J
024-cycle
128ms
25-35ns
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY MT4LC4007J S 1 MEG X 4 DRAM I^IICRON 1 MEG x 4 DRAM DRAM FEATURES • • • • • • • • • • PIN ASSIGNMENT (Top View) Single +3.3V ±0.3V power supply Low power, 0.25mW standby; 115mW active, typical JEDEC-standard pinout and packages
|
OCR Scan
|
PDF
|
MT4LC4007J
115mW
024-cycle
128ms
150nA
25-35ns
GD12D4Q
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY V lIC R O r V ! 1 MT4LC4007J(S MEG X 4 DRAM 1 MEG x 4 DRAM DRAM FEATURES • • • • • • • • • • Single +3.3V ±0.3V power supply Low power, 0.25m W standby; 115mW active, typical JEDEC-standard pinout and packages High-perform ance CM OS silicon-gate process
|
OCR Scan
|
PDF
|
MT4LC4007J
115mW
024-cycle
128ms
25-35ns
20/26-Pin
|
precon ten
Abstract: No abstract text available
Text: PRELIMINARY 1 MEG x 4 DRAM DRAM 3.3V EDO PAGE MODE, OPTIONAL SELF REFRESH FEATURES • • • • • • • • • • PIN ASSIGNMENT Top View Single +3.3V ±0.3V power supply Low power, 250|iW standby; lOOmW active, typical JEDEC-standard pinout and packages
|
OCR Scan
|
PDF
|
MT4LC4007J
024-cycle
128ms
25-35ns
20/26-Pin
CYCLE24
precon ten
|
Untitled
Abstract: No abstract text available
Text: ADVANCE M IC m n N 1 MT8LD T 132(X)(S), M T16LD(T)232(X)(S) 1 MEG, 2 MEG X 32 DRAM M ODULES DRAM 1 m e g , 2 MEG x 32 4, 8 MEGABYTE, 3.3V, OPTIONAL SELF M O D U L E m o d e ESH’ FAST PAGE ° R ED° PAGE FEATURES PIN ASSIGNMENT (Front View) OPTIONS Timing
|
OCR Scan
|
PDF
|
T16LD
72-pin
800mW
024-cycle
128ms
MT16LD
|
Untitled
Abstract: No abstract text available
Text: H C R O N SEM ICONDUCTOR INC b7E D • blllS4'i ODOTÖMT T47 ■ URN PRELIMINARY M T4LC 4007J S " JM E Gx4 D R A M MICRON I s e » .c o m > u !:to i« c DRAM 1 MEG x 4 DRAM 3.3V EDO PAGE MODE, OPTIONAL SELF REFRESH FEATURES • • • • • • • •
|
OCR Scan
|
PDF
|
4007J(
024-cycle
128ms
150jS
MT4LC4007J
|
Untitled
Abstract: No abstract text available
Text: ADVANCE MT8LD132 X S , MT16LD232X(S) 1 MEG, Z MEG X 32 DRAM MODULE 1 MEG, 2 MEG x 32 DRAM MODULE 4, 8 MEGABYTE, 3.3V, EDO PAGE MODE, OPTIONAL SELF REFRESH FEATURES • New proposed JED EC-standard pinout in a 72-pin single-in-line package • High-performance CM O S silicon-gate process
|
OCR Scan
|
PDF
|
MT8LD132
MT16LD232X
72-pin
800mW
024-cycle
128ms
72-Pin
G011474
|
001245b
Abstract: 16 MB Micron EDO SIMM Module PC25N
Text: ADVANCE M IC R O N MT8LD T 132(X)(S), MT16LD(T)232(X)(S) -I MEG, 2 MEG X 32 DRAM MODULES • □ R Iv i O A M D U 1 m e g , 2 M E G x 3 2 4, 8 MEGABYTE, 3.3V, OPTIONAL SELF L E modeesh ’ fa st pa g e o r ed o pa g e FEATURES • JEDEC-standard pinout in a 72-pin single-in-line
|
OCR Scan
|
PDF
|
MT16LD
72-pin
800mW
024-cycle
128ms
001245b
16 MB Micron EDO SIMM Module
PC25N
|