Untitled
Abstract: No abstract text available
Text: MECHANICAL DATA MXBG023 – OCTOBER 2002 YEP R-XBGA-N8 DIE-SIZE BALL GRID ARRAY 0,50 0,95 A B 0,85 0,25 D C 1,95 1,50 1,85 0,25 B 0,50 A 1 2 Pin A1 Index Area 8X 0,25 0,20 0,05 M C A B 0,05 M C 0,05 C 0,50 Max Seating Plane 0,20 C 0,15 4204725-4/A 10/2002
|
Original
|
MXBG023
4204725-4/A
|
PDF
|
SN74LVC3G34
Abstract: texas instruments assembly year marking code C34 A115-A C101 SN74LVC3G34YEAR SN74LVC3G34DCT MXBG023
Text: SN74LVC3G34 TRIPLE BUFFER GATE SCES366G – AUGUST 2001 – REVISED JUNE 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC3G34
SCES366G
24-mA
000-V
A114-A)
A115-A)
SN74LVC3G34
texas instruments assembly year
marking code C34
A115-A
C101
SN74LVC3G34YEAR
SN74LVC3G34DCT
MXBG023
|
PDF
|
texas instruments assembly year
Abstract: No abstract text available
Text: SN74LVC2G32 DUAL 2-INPUT POSITIVE-OR GATE SCES201I – APRIL 1999 – REVISED AUGUST 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC2G32
SCES201I
24-mA
000-V
A114-A)
A115-A)
texas instruments assembly year
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74LVC1404 DUAL INVERTER GATE AND SINGLE SCHMITT-TRIGGER INVERTER SCES469 – AUGUST 2003 D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC1404
SCES469
24-mA
000-V
A114-A)
A115-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G08 DUAL 2-INPUT POSITIVE-AND GATE SCES477 – AUGUST 2003 D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G08
SCES477
000-V
A114-A)
A115-A)
|
PDF
|
A115-A
Abstract: C101 SN74AUC2G02
Text: SN74AUC2G02 DUAL 2-INPUT POSITIVE-NOR GATE SCES441 – MAY 2003 D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G02
SCES441
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC2G02
|
PDF
|
A115-A
Abstract: C101 SN74LVC3G04 SN74LVC3G04YEAR MXBG020
Text: SN74LVC3G04 TRIPLE INVERTER GATE SCES363G – AUGUST 2001 – REVISED JUNE 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC3G04
SCES363G
24-mA
000-V
A114-A)
A115-A)
A115-A
C101
SN74LVC3G04
SN74LVC3G04YEAR
MXBG020
|
PDF
|
R-PDSO-G8 Package 8 PIN
Abstract: JEDEC MO-187 DA dcu R-PDSO-G8 texas instruments assembly year C101 SN74LVC2G08 SN74LVC2G08YEAR SN74LVC2G08YEPR SN74LVC2G08YZAR JEDEC MO-187 VSSOP
Text: SN74LVC2G08 DUAL 2-INPUT POSITIVE-AND GATE SCES198I – APRIL 1999 – REVISED FEBRUARY 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC2G08
SCES198I
24-mA
000-V
A114-A)
R-PDSO-G8 Package 8 PIN
JEDEC MO-187 DA
dcu R-PDSO-G8
texas instruments assembly year
C101
SN74LVC2G08
SN74LVC2G08YEAR
SN74LVC2G08YEPR
SN74LVC2G08YZAR
JEDEC MO-187 VSSOP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74AUC2G32 DUAL 2-INPUT POSITIVE-OR GATE SCES478 – AUGUST 2003 D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G32
SCES478
000-V
A114-A)
A115-A)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74LVC2G74 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCES203J – APRIL 1999 – REVISED FEBRUARY 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages
|
Original
|
SN74LVC2G74
SCES203J
24-mA
000-V
A114-A)
A115-A)
|
PDF
|
SN74LVC2G00YZP
Abstract: C101 SN74LVC2G00 SN74LVC2G00YEAR SN74LVC2G00YEPR SN74LVC2G00YZAR
Text: SN74LVC2G00 DUAL 2-INPUT POSITIVE-NAND GATE SCES193I – APRIL 1999 – REVISED MAY 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC2G00
SCES193I
24-mA
000-V
A114-A)
SN74LVC2G00YZP
C101
SN74LVC2G00
SN74LVC2G00YEAR
SN74LVC2G00YEPR
SN74LVC2G00YZAR
|
PDF
|
C53 MARKING CODE
Abstract: A115-A C101 SN74LVC2G53 SN74LVC2G53YEAR
Text: SN74LVC2G53 DUAL ANALOG MULTIPLEXER/DEMULTIPLEXER SCES324I – JULY 2001 – REVISED FEBRUARY 2003 D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages 1.65-V to 5.5-V VCC Operation High On-Off Output Voltage Ratio
|
Original
|
SN74LVC2G53
SCES324I
000-V
A114-A)
A115-A)
C53 MARKING CODE
A115-A
C101
SN74LVC2G53
SN74LVC2G53YEAR
|
PDF
|
marking code C66
Abstract: SN74LVC2G66YEAR SN74LVC2G66YEPR SN74LVC2G66YZAR SN74LVC2G66YZPR SN74LVC2G66 SN74LVC2G66DCTR SN74LVC2G66DCUR SN74LVC2G66DCUT
Text: SN74LVC2G66 DUAL BILATERAL ANALOG SWITCH SCES325F – JULY 2001 – REVISED JANUARY 2003 D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages 1.65-V to 5.5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC2G66
SCES325F
marking code C66
SN74LVC2G66YEAR
SN74LVC2G66YEPR
SN74LVC2G66YZAR
SN74LVC2G66YZPR
SN74LVC2G66
SN74LVC2G66DCTR
SN74LVC2G66DCUR
SN74LVC2G66DCUT
|
PDF
|
texas instruments assembly year
Abstract: No abstract text available
Text: SN74LVC2G02 DUAL 2-INPUT POSITIVE-NOR GATE SCES194I – APRIL 1999 – REVISED AUGUST 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC2G02
SCES194I
24-mA
000-V
A114-A)
texas instruments assembly year
|
PDF
|
|
A115-A
Abstract: C101 SN74AUC2G00
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE SCES440 – MAY 2003 D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC2G00
|
PDF
|
A115-A
Abstract: C101 SN74LVC2G125 SN74LVC2G125YEAR MXBG006A
Text: SN74LVC2G125 DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS SCES204J – APRIL 1999 – REVISED JUNE 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC2G125
SCES204J
24-mA
000-V
A114-A)
A115-A)
A115-A
C101
SN74LVC2G125
SN74LVC2G125YEAR
MXBG006A
|
PDF
|
A115-A
Abstract: C101 SN74AUC2G00
Text: SN74AUC2G00 DUAL 2-INPUT POSITIVE-NAND GATE SCES440A – MAY 2003 – REVISED AUGUST 2003 D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G00
SCES440A
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC2G00
|
PDF
|
A115-A
Abstract: C101 SN74LVC3G07 SN74LVC3G07YEAR SN74LVC3G07YZAR
Text: SN74LVC3G07 TRIPLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS SCES365G – AUGUST 2001 – REVISED JUNE 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Max tpd of 3.7 ns at 3.3 V
|
Original
|
SN74LVC3G07
SCES365G
24-mA
000-V
A114-A)
200reproduction
A115-A
C101
SN74LVC3G07
SN74LVC3G07YEAR
SN74LVC3G07YZAR
|
PDF
|
SN74LVC2G74YEAR
Abstract: SN74LVC2G74YZAR A115-A C101 SN74LVC2G74
Text: SN74LVC2G74 SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET SCES203J – APRIL 1999 – REVISED FEBRUARY 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages
|
Original
|
SN74LVC2G74
SCES203J
24-mA
000-V
A114-A)
SN74LVC2G74YEAR
SN74LVC2G74YZAR
A115-A
C101
SN74LVC2G74
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN74LVC2G53 SINGLE-POLE DOUBLE-THROW SPDT ANALOG SWITCH OR 2:1 ANALOG MULTIPLEXER/DEMULTIPLEXER SCES324J – JULY 2001 – REVISED JUNE 2003 D D D D D D D D DCT OR DCU PACKAGE (TOP VIEW) Available in the Texas Instruments NanoStar and NanoFree Packages
|
Original
|
SN74LVC2G53
SCES324J
000-V
A114-A)
A115-A)
|
PDF
|
dct r-pdso-g8
Abstract: No abstract text available
Text: SN74LVC2G53 DUAL ANALOG MULTIPLEXER/DEMULTIPLEXER SCES324I – JULY 2001 – REVISED FEBRUARY 2003 D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages 1.65-V to 5.5-V VCC Operation High On-Off Output Voltage Ratio
|
Original
|
SN74LVC2G53
SCES324I
000-V
A114-A)
A115-A)
dct r-pdso-g8
|
PDF
|
A115-A
Abstract: C101 SN74AUC2G02
Text: SN74AUC2G02 DUAL 2-INPUT POSITIVE-NOR GATE SCES441A – MAY 2003 – REVISED AUGUST 2003 D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal
|
Original
|
SN74AUC2G02
SCES441A
000-V
A114-A)
A115-A)
A115-A
C101
SN74AUC2G02
|
PDF
|
C101
Abstract: SN74LVC2G08 SN74LVC2G08YEAR SN74LVC2G08YEPR SN74LVC2G08YZAR
Text: SN74LVC2G08 DUAL 2-INPUT POSITIVE-AND GATE SCES198I – APRIL 1999 – REVISED FEBRUARY 2003 D D D D D D D D D D D DCT OR DCU PACKAGE TOP VIEW Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V VCC Operation Inputs Accept Voltages to 5.5 V
|
Original
|
SN74LVC2G08
SCES198I
24-mA
000-V
A114-A)
C101
SN74LVC2G08
SN74LVC2G08YEAR
SN74LVC2G08YEPR
SN74LVC2G08YZAR
|
PDF
|