CD40xx
Abstract: CD40174B CD40174BC CD40174BM CD40175B CD40175BC CD40175BM MC14174B MC14175B MM74C174
Text: CD40174BM CD40174BC Hex D Flip-Flop CD40175BM CD40175BC Quad D Flip-Flop General Description The CD40174B consists of six positive-edge triggered D-type flip-flops the true outputs from each flip-flop are externally available The CD40175B consists of four positiveedge triggered D-type flip-flops both the true and complement outputs from each flip-flop are externally available
|
Original
|
PDF
|
CD40174BM
CD40174BC
CD40175BM
CD40175BC
CD40174B
CD40175B
CD40xx
MC14174B
MC14175B
MM74C174
|
CD40174BC
Abstract: CD40174BCM CD40174BCN CD40175BC CD40175BCM CD40175BCN MC14174B MC14175B MM74C174 MM74C175
Text: Revised January 1999 CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.
|
Original
|
PDF
|
CD40174BC
CD40175BC
CD40174BC
CD40175BC
CD40174BCM
CD40174BCN
CD40175BCM
CD40175BCN
MC14174B
MC14175B
MM74C174
MM74C175
|
CD40175
Abstract: CD40174BC CD40174BCM CD40174BCN CD40175BC CD40175BCM CD40175BCN MC14174B MC14175B MM74C174
Text: Revised March 2002 CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.
|
Original
|
PDF
|
CD40174BC
CD40175BC
CD40174BC
CD40175BC
CD40175
CD40174BCM
CD40174BCN
CD40175BCM
CD40175BCN
MC14174B
MC14175B
MM74C174
|
CD40174BCN
Abstract: CD40174BC CD40174BCM CD40175BC CD40175BCM CD40175BCN MC14174B MC14175B MM74C174 MM74C175
Text: Revised July 1999 CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.
|
Original
|
PDF
|
CD40174BC
CD40175BC
CD40174BC
CD40175BC
CD40174BCN
CD40174BCM
CD40175BCM
CD40175BCN
MC14174B
MC14175B
MM74C174
MM74C175
|
4 input d flip flop
Abstract: D Flip Flops D flip flop "D Flip Flops"
Text: PSoC Creator Component Datasheet D Flip Flop 1.30 Features • Asynchronous reset or preset • Synchronous reset, preset, or both Configurable width for array of D Flip Flops General Description The D Flip Flop stores a digital value. When to Use a D Flip Flop
|
Original
|
PDF
|
|
MC14174
Abstract: No abstract text available
Text: CD40174BC Hex D-Type Flip-Flop October 1987 Revised January 2004 CD40174BC Hex D-Type Flip-Flop General Description Features The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are externally available.
|
Original
|
PDF
|
CD40174BC
MC14174
|
ls378
Abstract: 74LS377 74LS174 74LS175 74LS378 74LS379
Text: SN54/74LS377 SN54/74LS378 SN54/74LS379 OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 / 74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a
|
Original
|
PDF
|
SN54/74LS377
SN54/74LS378
SN54/74LS379
74LS377
74LS378
74LS174,
74LS379
74LS175
74LS379
ls378
74LS174
|
74LS377
Abstract: 74ls175 pin diagram 74LS174 74LS175 74LS378 74LS379 motorola ceramic dual in-line case 74ls377 motorola
Text: SN54/74LS377 SN54/74LS378 SN54/74LS379 OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 / 74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a
|
Original
|
PDF
|
SN54/74LS377
SN54/74LS378
SN54/74LS379
74LS377
74LS378
74LS174,
74LS379
74LS175
74ls175 pin diagram
74LS174
motorola ceramic dual in-line case
74ls377 motorola
|
Untitled
Abstract: No abstract text available
Text: MC54/74F174 HEX D FLIP-FLOP WITH MASTER RESET The MC54/74F174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The device has a Master Reset to simultaneously clear all flip-flops. The F174 consists of six edge-triggered D flip-flops with individual D inputs
|
Original
|
PDF
|
MC54/74F174
MC54/74F174
54/74F
|
Untitled
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS 74F175A Quad D flip-flop Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook Philips Semiconductors 2000 Jun 30 Philips Semiconductors Product specification Quad D flip-flop 74F175A FEATURES PIN CONFIGURATION • Four edge-triggered D-type flip-flops
|
Original
|
PDF
|
74F175A
74F175A
|
74F175A
Abstract: I74F175AD I74F175AN N74F175AD N74F175AN
Text: INTEGRATED CIRCUITS 74F175A Quad D flip-flop Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook Philips Semiconductors 2000 Jun 30 Philips Semiconductors Product specification Quad D flip-flop 74F175A FEATURES PIN CONFIGURATION • Four edge-triggered D-type flip-flops
|
Original
|
PDF
|
74F175A
74F175A
I74F175AD
I74F175AN
N74F175AD
N74F175AN
|
D Flip Flops
Abstract: No abstract text available
Text: PSoC Creator Component Datasheet D Flip Flop 1.20 Features • Asynchronous reset or preset • Synchronous reset or preset Optional array of D Flip Flops Can be configured for different width General Description The D Flip Flop stores a digital value.
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: NLSF1174 Product Preview Hex D Flip-Flop with Common Clock and Reset This device consists of six D flip–flops with common Clock and Reset inputs. Each flip–flop is loaded with a low–to–high transition of the Clock input. Reset is asynchronous and active low. All
|
Original
|
PDF
|
NLSF1174
r14525
NLSF1174/D
|
D Flip Flops
Abstract: "D Flip Flops" flip flop
Text: PSoC Creator Component Datasheet D Flip Flop w/ Enable 1.0 Features • Enable input allows d input to be selectively captured. • Configurable width for array of D Flip Flops with a single enable. General Description The D Flip Flop w/ Enable selectively captures a digital value.
|
Original
|
PDF
|
|
|
|
74ls175
Abstract: 74ls175 pin diagram 74LS175 TTL LS175 SN54LSXXXJ SN74LSXXXD SN74LSXXXN
Text: SN54/74LS175 QUAD D FLIP-FLOP The LSTTL / MSI SN54 / 74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop
|
Original
|
PDF
|
SN54/74LS175
74LS175
LS175
74ls175 pin diagram
74LS175 TTL
SN54LSXXXJ
SN74LSXXXD
SN74LSXXXN
|
MC74F373
Abstract: MC74F374 MC74F377 MC74FXXXDW d718 D03E
Text: MC74F377 OCTAL D FLIP-FLOP WITH ENABLE The MC74F377 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with individual D inputs and Q outputs. The common buffered clock CP input loads all flip-flops simultaneously when the Enable
|
Original
|
PDF
|
MC74F377
MC74F377
20-pin
MC74F373
MC74F374
MC74FXXXDW
d718
D03E
|
LCX374
Abstract: 74LCX374 74LCX374MSA 74LCX374MSAX 74LCX374SJ 74LCX374SJX 74LCX374WM 74LCX374WMX M20D
Text: 74LCX374 Low-Voltage Octal D Flip-Flop with 5V Tolerant Inputs and Outputs General Description Features The LCX374 consists of eight D-type flip-flops featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications A buffered clock CP
|
Original
|
PDF
|
74LCX374
LCX374
74LCX374
74LCX374MSA
74LCX374MSAX
74LCX374SJ
74LCX374SJX
74LCX374WM
74LCX374WMX
M20D
|
Untitled
Abstract: No abstract text available
Text: CD40174BM/CD40174BC Hex D Flip-Flop CD40175BM/CD40175BC Quad D Flip-Flop General Description The C040174B consists of six positive-edge triggered D-type flip-flops; the true output from each flip-flop are externally available. The CD40175B consists of four positive-edge triggered O-type flip-flops; both the
|
OCR Scan
|
PDF
|
CD40174BM/CD40174BC,
CD40175BM/CD40175BC
CD40174BM/CD40174BC
CD40175BM/CD40175BC
C040174B
CD40175B
|
Untitled
Abstract: No abstract text available
Text: S E M [CONDUCTOR TM CD40174BC • CD40175BC Hex D-Type Flip-Flop • Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered Dtype flip-flops; the true outputs from each flip-flop are exter nally available. The CD40175BC consists of four positiveedge triggered D-type flip-flops; both the true and comple
|
OCR Scan
|
PDF
|
CD40174BC
CD40175BC
CD40174BC
CD40175BC
|
CD40174B
Abstract: No abstract text available
Text: CD40174BM/CD40174BC/CD40175BM/CD40175BC National Semiconductor CD40174BM/CD40174BC Hex D Flip-Flop CD40175BM/CD40175BC Quad D Flip-Flop General Description The CD40174B consists of six positive-edge triggered D-type flip-flops; the true outputs from each flip-flop are ex
|
OCR Scan
|
PDF
|
CD40174BM/CD40174BC/CD40175BM/CD40175BC
CD40174BM/CD40174BC
CD40175BM/CD40175BC
CD40174B
CD40175B
54C/74C
AN-90.
|
l 7251 3.1
Abstract: 100131F 100131Y S002
Text: S ig netics 100231 Flip-Flop Triple D-Type Master-Slave Flip-Flop High-speed version of 100131 Product Specification ECL Products DESCRIPTION 100231 is a high-speed version of the 100131. 100231 has three D-type master-slave flip-flops, with true and complementary
|
OCR Scan
|
PDF
|
110mA
100131F
100131Y
740mVp-p
500ns
l 7251 3.1
100131F
100131Y
S002
|
Untitled
Abstract: No abstract text available
Text: M MOTOROLA OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN 54/74LS 377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.
|
OCR Scan
|
PDF
|
54/74LS
SN54/74LS377
SN54/74LS378
SN54/74LS379
|
74ls379
Abstract: No abstract text available
Text: < 3 > MOTOROLA OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54/74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.
|
OCR Scan
|
PDF
|
SN54/74LS377
SN54/74LS378
SN54/74LS174,
SN54/74LS379
SN54/74LS175
Flop4LS378
SN54/74LS379
SN54/74LS377
SN54/74LS378
74ls379
|
CD40174B
Abstract: CD40175B MC14174B MC14175B MM74C174 MM74C175 CD40174BMN CD40175 CD40174B national
Text: , February 1988 CD40174BM/CD40174BC Hex D Flip-Flop CD40175BM/CD40175BC Quad D Flip-Flop General Description The C D40174B consists o f six positive-edge triggered D -type flip-flops; th e true outputs from each flip-flo p are e x ternally available. The C D40175B consists of fo u r positiveedge triggered D-type flip-flops; b oth th e true and co m ple
|
OCR Scan
|
PDF
|
CD40174BM/CD40174BC
CD40175BM/CD40175BC
CD40174B
CD40175B
MC14174B
MC14175B
MM74C174
MM74C175
CD40174BMN
CD40175
CD40174B national
|
