HP54720
Abstract: HP54120D
Text: HOTLink Jitter Characteristics Figure 29. HOTLink Receiver PLL Block Diagram HOTLink Receiver Jitter The PLL used to synchronize an internal clock to a received bit stream i.e., in the HOTLink Receiver has different requirements than those for a multiĆ
|
Original
|
PDF
|
|
Wavetek 3000 signal generator
Abstract: 8656B AN1161 CY7B923 CY7B933 CY9266-C HP8656B RG59 coaxial cable HP 54720D wavetek sweep generator
Text: HOTLink Jitter Characteristics AN1161 Application Note Abstract This application note describes the basics of jitter in transmission systems and, using HOTLink as the example, shows how it can be analyzed and measured. Specific characterization data is presented to allow system integrators to understand the
|
Original
|
PDF
|
AN1161
CY7B923)
Wavetek 3000 signal generator
8656B
AN1161
CY7B923
CY7B933
CY9266-C
HP8656B
RG59 coaxial cable
HP 54720D
wavetek sweep generator
|
displacement transmitter
Abstract: PDL-30A HP 54720D wavetek sweep generator 8656B CY7B923 CY7B933 CY9266-C HP8656B active double balanced mixer selective volt meter
Text: fax id: 5109 HOTLink Jitter Characteristics Abstract This application note describes the basics of jitter in transmission systems and, using HOTLink™ as the example, shows how it can be analyzed and measured. Specific characterization data is presented that will allow system integrators to
|
Original
|
PDF
|
CY7B923)
displacement transmitter
PDL-30A
HP 54720D
wavetek sweep generator
8656B
CY7B923
CY7B933
CY9266-C
HP8656B
active double balanced mixer selective volt meter
|
8656B
Abstract: CY7B923 CY7B933 CY9266-C HP8656B wavetek sweep generator 10-ben Wavetek 3000 signal generator power supply PS224 wavetek 164 sweep generator
Text: HOTLink Jitter Characteristics Abstract This application note describes the basics of jitter in transmission systems and, using HOTLink™ as the example, shows how it can be analyzed and measured. Specific characterization data is presented to allow system integrators to understand the parameters needed to improve the reliability of their
|
Original
|
PDF
|
CY7B923)
8656B
CY7B923
CY7B933
CY9266-C
HP8656B
wavetek sweep generator
10-ben
Wavetek 3000 signal generator power supply
PS224
wavetek 164 sweep generator
|
JESD204B
Abstract: LTE baseband chip 7000 jb1 CP-32-12
Text: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter AD9683 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD DRVDD DVDD AGND DGND DRGND AD9683 JESD204B INTERFACE VIN+ VIN– PIPELINE 14-BIT ADC HIGH SPEED SERIALIZERS CML, TX OUTPUTS SERDOUT0±
|
Original
|
PDF
|
14-Bit,
MSPS/250
JESD204B,
JESD204B
AD9683
BCPZRL7-170
AD9683-170EBZ
AD9683BCPZ-250
AD9683BCPZRL7-250
AD9683-250EBZ
LTE baseband chip
7000 jb1
CP-32-12
|
Untitled
Abstract: No abstract text available
Text: 80 MHz Bandwidth, Dual IF Receiver AD6673 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Communications Diversity radio and smart antenna MIMO systems Multimode digital receivers (3G) TD-SCDMA, WiMAX, WCDMA, CDMA2000, GSM, EDGE, LTE I/Q demodulation systems
|
Original
|
PDF
|
AD6673
CDMA2000,
11-BIT
JESD-204B
CP-48-13)
AD6673BCPZ-250
AD6673BCPZRL7-250
AD6673-250EBZ
|
UG386
Abstract: GPON ONT block diagram fpga LX45T FF484 SPARTAN-6 GTP DSP48A1 XC6SLX45T MGTRREF verilog SATA SPARTAN-6 mgt
Text: Spartan-6 FPGA GTP Transceivers User Guide [optional] UG386 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
UG386
8B/10B
UG386
GPON ONT block diagram
fpga LX45T FF484
SPARTAN-6 GTP
DSP48A1
XC6SLX45T
MGTRREF
verilog SATA
SPARTAN-6 mgt
|
Untitled
Abstract: No abstract text available
Text: TA1317AN TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TA1317AN Deflection Processor IC for TV TA1317AN is a deflection processor IC for a large and wide picture tube. TA1317AN incorporates EW, vertical distortion correction circuit and dynamic focus correction circuit. It can control various
|
Original
|
PDF
|
TA1317AN
TA1317AN
|
Untitled
Abstract: No abstract text available
Text: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Analog-to-Digital Converter AD9683 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD DRVDD DVDD AGND DGND DRGND AD9683 JESD204B INTERFACE VIN+ VIN– PIPELINE 14-BIT ADC HIGH SPEED SERIALIZERS CML, TX OUTPUTS SERDOUT0±
|
Original
|
PDF
|
14-Bit,
MSPS/250
JESD204B,
AD9683
JESD204B
14-BIT
JESD204B
poweZ-250
AD9683BCPZRL7-250
|
sc11092
Abstract: sc11066 DY8 001 transformer transistor c1850 SC11011 C1650 C1850 DY9 transformer DY11 coil connection SC11077
Text: Entire Datasheet of 11094CV/CQ/CN International Semiconductor Technologies SC11094 Data Sheet Facsimile and Data Modem Analog Processor CONTENTS Features General Description Block Diagram Pin Description Functional Description Terms Of Sale go back to Products Offered
|
Original
|
PDF
|
11094CV/CQ/CN
SC11094
11094CV-CQ-CN
sc11092
sc11066
DY8 001 transformer
transistor c1850
SC11011
C1650
C1850
DY9 transformer
DY11 coil connection
SC11077
|
Untitled
Abstract: No abstract text available
Text: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Dual Analog-to-Digital Converter AD9250 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS Diversity radio systems Multimode digital receivers 3G TD-SCDMA, WiMAX, WCDMA, CDMA2000, GSM, EDGE, LTE DOCSIS 3.0 CMTS upstream receive paths
|
Original
|
PDF
|
14-Bit,
MSPS/250
JESD204B,
AD9250
CDMA2000,
14-BIT
JESD204B
48-Lead
|
Untitled
Abstract: No abstract text available
Text: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Dual Analog-to-Digital Converter AD9250 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM DVDD AGND DGND DRGND AD9250 VIN+A VIN–A PIPELINE 14-BIT ADC VCM VIN+B VIN–B PIPELINE 14-BIT ADC JESD-204B INTERFACE SERDOUT0± CML, TX
|
Original
|
PDF
|
14-Bit,
MSPS/250
JESD204B,
JESD204B
48-Lead
AD9250-250
05-10-2012-C
CP-48-13
|
E19 CORE TRANSFORMER
Abstract: CP-48-1 AD9524
Text: 80 MHz Bandwidth, Dual IF Receiver AD6673 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD DRVDD DVDD AGND DGND DRGND AD6673 VIN+A VIN–A PIPELINE 11-BIT ADC JESD-204B INTERFACE NSR VCM VIN+B VIN–B SYSREF± SYNCINB± CLK± RFCLK PIPELINE 11-BIT ADC HIGH
|
Original
|
PDF
|
JESD204B
48-Lead
AD6673-250
05-10-2012-C
CP-48-13
CP-48-13
AD6673
AD6673
D10632-0-10/12
E19 CORE TRANSFORMER
CP-48-1
AD9524
|
Untitled
Abstract: No abstract text available
Text: 80 MHz Bandwidth, Dual IF Receiver AD6673 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM AVDD DRVDD DVDD AGND DGND DRGND AD6673 VIN+A VIN–A PIPELINE 11-BIT ADC JESD-204B INTERFACE NSR VCM VIN+B VIN–B PIPELINE 11-BIT ADC HIGH SPEED SERIALIZERS CLOCK GENERATION
|
Original
|
PDF
|
JESD204B
48-Lead
AD6673-250
05-10-2012-C
CP-48-13
CP-48-13
AD6673
AD6673
D10632-0-10/12
|
|
AD9250
Abstract: E19 CORE TRANSFORMER AD9524 upstream docsis cmts JESD204B
Text: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Dual Analog-to-Digital Converter AD9250 Data Sheet FEATURES FUNCTIONAL BLOCK DIAGRAM DVDD AGND DGND DRGND AD9250 VIN+A VIN–A PIPELINE 14-BIT ADC VCM VIN+B VIN–B PIPELINE 14-BIT ADC JESD-204B INTERFACE SERDOUT0± CML, TX
|
Original
|
PDF
|
14-Bit,
MSPS/250
JESD204B,
JESD204B
AD9250-170
48-Lead
AD9250-250
05-10-2012-C
CP-48-13
AD9250
E19 CORE TRANSFORMER
AD9524
upstream docsis cmts
|
XC6VLX75T-FF784
Abstract: ug366 GEARBOX FSM 8 RATIO 201 HOLD BACK DETAILS pinout scsi sata 8D-14 CPRI multi rate Ethernet-MAC using vhdl gearbox virtex 6 XC6VSX475T XC6VLX75T-FF484
Text: Virtex-6 FPGA GTX Transceivers User Guide [optional] UG366 v1.0 June 24, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
UG366
8B/10B
XC6VLX75T-FF784
ug366
GEARBOX FSM 8 RATIO 201 HOLD BACK DETAILS
pinout scsi sata
8D-14
CPRI multi rate
Ethernet-MAC using vhdl
gearbox
virtex 6 XC6VSX475T
XC6VLX75T-FF484
|
qpsk modulation experiment discussion
Abstract: AN1039 16 QAM receiver block diagram and transmitter AD9788 ADL5386 180-AS IQ modulator AD8345 AD8352 AD8363
Text: AN-1039 APPLICATION NOTE One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com Correcting Imperfections in IQ Modulators to Improve RF Signal Fidelity by Eamon Nash INTRODUCTION
|
Original
|
PDF
|
AN-1039
AN08383-0-10/09
qpsk modulation experiment discussion
AN1039
16 QAM receiver block diagram and transmitter
AD9788
ADL5386
180-AS
IQ modulator
AD8345
AD8352
AD8363
|
UG386
Abstract: SPARTAN-6 GTP XC6SLX25 XC6SLX75T CSG324 MGTRXP0 XC6SL XC6SLX25T CSG484 DSP48A1
Text: Spartan-6 FPGA GTP Transceivers Advance Product Specification UG386 v2.2 April 30, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
UG386
UG386
SPARTAN-6 GTP
XC6SLX25
XC6SLX75T
CSG324
MGTRXP0
XC6SL
XC6SLX25T
CSG484
DSP48A1
|
L64007
Abstract: Viterbi Decoder VSB receiver x11 frequency multiplier ATSC/NTSC PN511 28X28 GDC21D003 GDC21D301A
Text: GDC21D003 VSB Receiver Version 1.0 Mar, 99 HDS-GDC21D003-9908 / 10 GDC21D003 The information contained herein is subject to change without notice. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by Hyundai for any infringements of patents or other rights of the third parties
|
Original
|
PDF
|
GDC21D003
HDS-GDC21D003-9908
76MHz,
52MHz
52MHz,
04MHz
32MHz
L64007
Viterbi Decoder
VSB receiver
x11 frequency multiplier
ATSC/NTSC
PN511
28X28
GDC21D003
GDC21D301A
|
UG366
Abstract: XC6VLX75T-FF784 aurora GTX XC6VLX240T-FF1759 verilog code of prbs pattern generator XC6VLX130T-FF784 XC6VSX475T-FF XC6VLX240T-FF784 XC6VLX130T FF1156
Text: Virtex-6 FPGA GTX Transceivers User Guide UG366 v2.2 February 23, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the
|
Original
|
PDF
|
UG366
UG366
XC6VLX75T-FF784
aurora GTX
XC6VLX240T-FF1759
verilog code of prbs pattern generator
XC6VLX130T-FF784
XC6VSX475T-FF
XC6VLX240T-FF784
XC6VLX130T
FF1156
|
2SA1638
Abstract: DCS1800 SA1620 SA1638 SA1638BE
Text: INTEGRATED CIRCUITS SA1638 Low voltage IF I/Q transceiver Product specification IC17 Data Handbook Philips Semiconductors 1997 Sept 03 Philips Semiconductors Product specification Low voltage IF I/Q transceiver SA1638 • High performance on-board integrated receive filters with
|
Original
|
PDF
|
SA1638
SA1638
2SA1638
DCS1800
SA1620
SA1638BE
|
2SA1638
Abstract: resistor var 20k DCS1800 SA1620 SA1638 SA1638BE capacitor 106 35K
Text: INTEGRATED CIRCUITS SA1638 Low voltage IF I/Q transceiver Product specification IC17 Data Handbook Philips Semiconductors 1997 Sept 03 Philips Semiconductors Product specification Low voltage IF I/Q transceiver SA1638 • High performance on-board integrated receive filters with
|
Original
|
PDF
|
SA1638
SA1638
2SA1638
resistor var 20k
DCS1800
SA1620
SA1638BE
capacitor 106 35K
|
7 Series FPGAs GTP Transceivers User Guide, UG482 v1.5
Abstract: No abstract text available
Text: 7 Series FPGAs GTP Transceivers User Guide UG482 v1.6 August 28, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL
|
Original
|
PDF
|
UG482
7 Series FPGAs GTP Transceivers User Guide, UG482 v1.5
|
GSM transceiver baseband 1995
Abstract: 2SA1638 DCS1800 SA1620 SA1638 SA1638BE
Text: Product specification Philips Semiconductors Low voltage IF l/Q transceiver SA1638 DESCRIPTION • High performance on-board integrated receive filters with bandwidth tunable between 50-850 kHz The SA1638 is a combined Rx and Tx IF l/Q circuit. The receive
|
OCR Scan
|
PDF
|
SA1638
OT313-2
711002b
GSM transceiver baseband 1995
2SA1638
DCS1800
SA1620
SA1638BE
|