Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PIN ASSIGNMENT LVDS Search Results

    PIN ASSIGNMENT LVDS Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-010 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-010 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 10ft Datasheet
    CS-DSDMDB15MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB15MF-002.5 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB15MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-025 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB25MM-010 Amphenol Cables on Demand Amphenol CS-DSDMDB25MM-010 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Male 10ft Datasheet
    CS-DSDMDB37MM-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB37MM-002.5 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Male 2.5ft Datasheet

    PIN ASSIGNMENT LVDS Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    LVDS 30 pin hirose LVDS

    Abstract: LVDS 30 pin hirose connector LVDS LVDS 30 pin hirose connector df14 LVDS 26 pin hirose LVDS LVDS connector 30 pin lvds 26 pin OUT03 4164702-10 LVDS connector 26 pin VLCD12
    Text: 4164702-10 LVDS Add On Board The LVDS add-on board of P/N : 4164702-10 designs for single pixel LVDS panel. Mechanical drawing 4164702-10 Connector pin assignment : CN5 – Panel connector: HIROSE DF14-20P-1.25 PIN SYMBOL 1 VLCD 2 VLCD 3 GND 4 GND 5 /OUT00


    Original
    DF14-20P-1 /OUT00 OUT00 /OUT01 OUT01 /OUT02 OUT02 /OUT03 OUT03 DF11-28DS-2DSA LVDS 30 pin hirose LVDS LVDS 30 pin hirose connector LVDS LVDS 30 pin hirose connector df14 LVDS 26 pin hirose LVDS LVDS connector 30 pin lvds 26 pin 4164702-10 LVDS connector 26 pin VLCD12 PDF

    top mark QA1

    Abstract: ICS843S2807 ICS843S2807BY MS-026 Nippon capacitors
    Text: PRELIMINARY ICS843S2807 FEMTOCLOCK CRYSTAL-TOLVPECL/LVDS/LVCMOS CLOCK GENERATOR • Maximum output frequency: 350MHz VCCO_LVCMOS QA0 VEE QB1 • Crystal input frequency: 25MHz QB0 PIN ASSIGNMENT VCCO_LVCMOS • Five banks of outputs: Bank A: one single-ended QA0 LVCMOS output at: 133MHz


    Original
    ICS843S2807 350MHz 25MHz 133MHz 67MHz, 100MHz 125MHz 50MHz top mark QA1 ICS843S2807 ICS843S2807BY MS-026 Nippon capacitors PDF

    250gr

    Abstract: No abstract text available
    Text: LVDS Driver and Receiver MODULE 4 Lines-SOP Low-voltage differential signaling Driver and Receiver MODULE 3DLV3304VS1374 3V Quad Driver and Receiver, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features •       


    Original
    3DLV3304VS1374 ANSI/TIA/EIA-644 3DFP-0374-REV 250gr PDF

    Untitled

    Abstract: No abstract text available
    Text: LVDS Driver and Receiver MODULE 4 Lines-SOP Low-voltage differential signaling Driver and Receiver MODULE 3DLV3304VS1374 3V Quad Driver and Receiver, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features • • • • • • • •


    Original
    3DLV3304VS1374 ANSI/TIA/EIA-644 3DFP-0374-REV PDF

    3DLV3304VS1374

    Abstract: 23/3D Plus
    Text: LVDS Driver and Receiver MODULE 4 Lines-SOP Low-voltage differential signaling Driver and Receiver MODULE 3DLV3304VS1374 3V Quad Driver and Receiver, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features •       


    Original
    3DLV3304VS1374 ANSI/TIA/EIA-644 3DFP-0374-REV 3DLV3304VS1374 23/3D Plus PDF

    Untitled

    Abstract: No abstract text available
    Text: LVDS Receiver MODULE 8 Lines-SOP 3DLV3208VS1373 Low-voltage differential signaling Receiver MODULE 3V Eight Line Receivers, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features • • • • • • • • • • >400 Mbps (200 MHz) switching rates


    Original
    3DLV3208VS1373 ANSI/TIA/EIA-644 3DLV3208VS1373 3DFP-0373-REV PDF

    Untitled

    Abstract: No abstract text available
    Text: LVDS Receiver MODULE 8 Lines-SOP 3DLV3208VS1373 Low-voltage differential signaling Receiver MODULE 3V Eight Line Receivers, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features •           >400 Mbps (200 MHz) switching rates


    Original
    3DLV3208VS1373 ANSI/TIA/EIA-644 3DLV3208VS1373 3DFP-0373-REV PDF

    Untitled

    Abstract: No abstract text available
    Text: LVDS Driver MODULE 8 Lines-SOP 3DLV3108VS1372 Low-voltage differential signaling Driver MODULE 3V Eight Line Drivers, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features • • • • • • • • • • • >400 Mbps (200 MHz) switching rates


    Original
    3DLV3108VS1372 ANSI/TIA/EIA-644 3DLV3108VS1372 3DFP-0372-REV PDF

    Untitled

    Abstract: No abstract text available
    Text: LVDS Receiver MODULE 8 Lines-SOP 3DLV3208VS1373 Low-voltage differential signaling Receiver MODULE 3V Eight Line Receivers, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features •            >400 Mbps (200 MHz) switching rates


    Original
    3DLV3208VS1373 ANSI/TIA/EIA-644 3DFP-0373-REV PDF

    3DLV3108VS1372

    Abstract: 20/3DLV3108VS1372
    Text: LVDS Driver MODULE 8 Lines-SOP 3DLV3108VS1372 Low-voltage differential signaling Driver MODULE 3V Eight Line Drivers, based on Quad Pin Assignment Top View SOP 34 (Pitch : 0.65 mm) Features •            >400 Mbps (200 MHz) switching rates


    Original
    3DLV3108VS1372 ANSI/TIA/EIA-644 3DFP-0372-REV 3DLV3108VS1372 20/3DLV3108VS1372 PDF

    m208

    Abstract: M2081 M2082 GR-253 M2080 M20822 M20801 OTU1
    Text: M2080/81/82 M2085/86/87 Preliminary Information Integrated Circuit Systems, Inc. VCSO FEC PLL WITH AUTOSWITCH FOR SONET/OTN PIN ASSIGNMENT 9 x 9 mm SMT FIN_SEL1 GND P_SEL2 DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC GENERAL DESCRIPTION 27 26 25 24


    Original
    M2080/81/82 M2085/86/87 M2080/81/82 M2085/86/87 OC-192 10GbE. 30Jul2004 m208 M2081 M2082 GR-253 M2080 M20822 M20801 OTU1 PDF

    Untitled

    Abstract: No abstract text available
    Text: M2080/81/82 M2085/86/87 Preliminary Information Integrated Circuit Systems, Inc. VCSO FEC PLL WITH AUTOSWITCH FOR SONET/OTN PIN ASSIGNMENT 9 x 9 mm SMT FIN_SEL1 GND P_SEL2 DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC GENERAL DESCRIPTION 27 26 25 24


    Original
    M2080/81/82 M2085/86/87 M2085/86/87 OC-192 10GbE. 09Jan2004 PDF

    Untitled

    Abstract: No abstract text available
    Text: M2080/81/82 M2085/86/87 Preliminary Information Integrated Circuit Systems, Inc. VCSO FEC PLL WITH AUTOSWITCH FOR SONET/OTN PIN ASSIGNMENT 9 x 9 mm SMT FIN_SEL1 GND P_SEL2 DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC GENERAL DESCRIPTION 27 26 25 24


    Original
    M2080/81/82 M2085/86/87 M2085/86/87 OC-192 10GbE. 16Jan2004 PDF

    Untitled

    Abstract: No abstract text available
    Text: M2080/81/82 M2085/86/87 Preliminary Information Integrated Circuit Systems, Inc. VCSO FEC PLL WITH AUTOSWITCH FOR SONET/OTN PIN ASSIGNMENT 9 x 9 mm SMT FIN_SEL1 GND P_SEL2 DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC GENERAL DESCRIPTION 27 26 25 24


    Original
    M2080/81/82 M2085/86/87 M2085/86/87 OC-192 10GbE. 24Jun2004 PDF

    Untitled

    Abstract: No abstract text available
    Text: Product Brief Integrated Circuit Systems, Inc. VCSO BASED FREQUENCY TRANSLATOR GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 nDIF_REF1 GND REF_CLK DIF_REF0 nDIF_REF0 REF_SEL1 S_LOAD S_DATA VCC The M2006-11 is a VCSO (Voltage Controlled SAW


    Original
    M2006-11 M2006-04 24Mar2003 PDF

    HRS DF 19K-20P-1H

    Abstract: 19K-20P-1H BHSR-02VS-1 SM02B-BHSS-1-TB UB084S01 Unipac 1.8" TFT LCD panel
    Text: Specification UB084S01 8.4” SVGA 800 x 600 Color TFT Record of Revision Version 1 Revise Date 26/Jun/2000 Page Content First draft. SPEC NO. : 413-212-061 PAGE 1/14 : Contents: A. Physical specification B. Electrical specifications 1. Pin assignment


    Original
    UB084S01 26/Jun/2000 HRS DF 19K-20P-1H 19K-20P-1H BHSR-02VS-1 SM02B-BHSS-1-TB UB084S01 Unipac 1.8" TFT LCD panel PDF

    19K-20P-1H

    Abstract: IL43 BHSR-02VS-1 SM02B-BHSS-1-TB UB104S01 Unipac 1.8" TFT LCD panel unipac
    Text: Specification UB104S01 10.4” SVGA 800 x 600 Color TFT Record of Revision Version Revise Date Page 1 26/Apr./2000 14 Content First draft. SPEC NO. : 413-212-075 PAGE 1/15 : Contents: A. Physical specification B. Electrical specifications 1. Pin assignment


    Original
    UB104S01 26/Apr 19K-20P-1H IL43 BHSR-02VS-1 SM02B-BHSS-1-TB UB104S01 Unipac 1.8" TFT LCD panel unipac PDF

    Untitled

    Abstract: No abstract text available
    Text: Product Brief Integrated Circuit Systems, Inc. M2006-04 VCSO BASED FREQUENCY TRANSLATOR GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 nDIF_REF1 GND REF_CLK DIF_REF0 nDIF_REF0 REF_SEL1 S_LOAD S_DATA VCC The M2006-04 is a VCSO (Voltage Controlled SAW


    Original
    M2006-04 M2006-04 M2006-11 24Mar2003 PDF

    m2006

    Abstract: No abstract text available
    Text: Preliminary Information Integrated Circuit Systems, Inc. M2006-02 VCSO BASED FEC CLOCK PLL GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 FIN_SEL1 GND NC DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC The M2006-02 is a VCSO (Voltage Controlled SAW


    Original
    M2006-02 M2006-02 M2006-12 01Aug2003 m2006 PDF

    M2020

    Abstract: GR-253 M2000 M2021
    Text: Product Data Sheet Integrated Circuit Systems, Inc. M2020/21 VCSO BASED CLOCK PLL GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 FIN_SEL1 GND P_SEL2 DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC The M2020/21 is a VCSO (Voltage Controlled SAW


    Original
    M2020/21 M2020/21 30Jul2004 M2020 GR-253 M2000 M2021 PDF

    M1021

    Abstract: 315HZ GR-253 M1020 M2000
    Text: Product Data Sheet Integrated Circuit Systems, Inc. M1020/21 VCSO BASED CLOCK PLL GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 MR_SEL3 GND NC DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC The M1020/21 is a VCSO (Voltage Controlled SAW


    Original
    M1020/21 M1020/21 28Jul2004 M1021 315HZ GR-253 M1020 M2000 PDF

    GR-253-CORE

    Abstract: M2006-04 M2006-11 automatic phase selector circuit diagram
    Text: Integrated Circuit Systems, Inc. Preliminary Information M2006-04 VCSO BASED FREQUENCY TRANSLATOR GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 nDIF_REF1 GND REF_CLK DIF_REF0 nDIF_REF0 REF_SEL1 S_LOAD S_DATA VCC The M2006-04 is a VCSO (Voltage Controlled SAW


    Original
    M2006-04 M2006-04 M2006-11 29Apr2003 GR-253-CORE M2006-11 automatic phase selector circuit diagram PDF

    M1010-01

    Abstract: M2000 134Hz
    Text: Preliminary Information Integrated Circuit Systems, Inc. M1010-01 VCSO BASED CLOCK JITTER ATTENUATOR GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 FIN_SEL1 GND NC DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC The M1010-01 is a VCSO (Voltage Controlled SAW


    Original
    M1010-01 M1010-01 OC-12 OC-48 29Sep2003 M2000 134Hz PDF

    Untitled

    Abstract: No abstract text available
    Text: Product Brief Integrated Circuit Systems, Inc. M1010-01 VCSO BASED CLOCK JITTER ATTENUATOR GENERAL DESCRIPTION PIN ASSIGNMENT 9 x 9 mm SMT 27 26 25 24 23 22 21 20 19 FIN_SEL1 GND NC DIF_REF0 nDIF_REF0 REF_SEL DIF_REF1 nDIF_REF1 VCC The M1010-01 is a VCSO (Voltage Controlled SAW


    Original
    M1010-01 M1010-01 OC-12 OC-48 M1010-01-155 30Jul2003 PDF