PT15D
Abstract: R20C11 R6C16 R17C8 r8c15 R20C15
Text: Data Sheet August 1996 ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 µm CMOS technology (four-input look-up table delay less than 2.1 ns with -4 speed grade,
|
Original
|
DS96-140FPGA
DS96-025FPGA)
PT15D
R20C11
R6C16
R17C8
r8c15
R20C15
|
PDF
|
PT15D
Abstract: OR2T40A-6PS208I R4C18
Text: Data Sheet August 2002 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
OR2T10A
OR2T15A
OR2T15B
OR2T26A
OR2T40A
OR2T40B
DS99-094FPGA
DS98-022FPGA)
PT15D
OR2T40A-6PS208I
R4C18
|
PDF
|
EXO 32K
Abstract: OR2C06A OR2C12A OR2T15B OR2T40B
Text: Data Sheet November 2006 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
DS99-094FPGA
DS98-022FPGA)
EXO 32K
OR2C06A
OR2C12A
OR2T15B
OR2T40B
|
PDF
|
OR2T15A6S240-DB
Abstract: OR2C06A OR2C12A OR2T15B OR2T40B OR2C06A3T144I-DB AP99-027FPGA OR2C12A-4S208 OR2C26A4PS208-DB OR2C15A3S208I
Text: Data Sheet October 2003 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 m CMOS technology OR2CxxA , 0.3 μm CMOS technology (OR2TxxA), and 0.25 μm CMOS technology
|
Original
|
16-bit
32-bit
DS99-094FPGA
DS98-022FPGA)
OR2T15A6S240-DB
OR2C06A
OR2C12A
OR2T15B
OR2T40B
OR2C06A3T144I-DB
AP99-027FPGA
OR2C12A-4S208
OR2C26A4PS208-DB
OR2C15A3S208I
|
PDF
|
OR2T15A6S240-DB
Abstract: OR2T15A6S208I-DB or2c15a4ps or2t26a6s208i-db OR2C12A PT18C OR2C08A4S208-DB OR2C04A4T144-DB OR2C12A4S240-DB PL1C
Text: ORCA Series 2 Device Datasheet June 2010 Select Devices Discontinued! Product Change Notifications PCNs have been issued to discontinue select devices in this data sheet. The original datasheet pages have not been modified and do not reflect those changes.
|
Original
|
OR2C04A
OR2C06A
OR2C08A
OR2C10A
OR2C12A
OR2C04A4T100-DB
OR2C04A3T100I-DB
OR2C04A4T144-DB
OR2C04A3T144I-DB
OR2C04A4J160-DB
OR2T15A6S240-DB
OR2T15A6S208I-DB
or2c15a4ps
or2t26a6s208i-db
OR2C12A
PT18C
OR2C08A4S208-DB
OR2C04A4T144-DB
OR2C12A4S240-DB
PL1C
|
PDF
|
IC 4528
Abstract: 8 pin diagram 25032 PL1C ps304 R5C4 OR2T15B OR2T40B R8C2 R10C4 R18C
Text: Data Sheet January 2002 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
DS99-094FPGA
DS98-022FPGA)
IC 4528
8 pin diagram 25032
PL1C
ps304
R5C4
OR2T15B
OR2T40B
R8C2
R10C4
R18C
|
PDF
|
PT15D
Abstract: R17C10
Text: Data Sheet March 2002 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
OR2T10A
OR2T15A
OR2T15B
OR2T26A
OR2T40A
OR2T40B
DS99-094FPGA
DS98-022FPGA)
PT15D
R17C10
|
PDF
|
R8C18
Abstract: OR2T26A-6S208I
Text: Data Sheet November 2006 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 m CMOS technology OR2CxxA , 0.3 μm CMOS technology (OR2TxxA), and 0.25 μm CMOS technology
|
Original
|
16-bit
32-bit
OR2C40A
OR2T04A
OR2T08A
OR2T10A
OR2T15A
OR2T15B
OR2T26A
OR2T40A
R8C18
OR2T26A-6S208I
|
PDF
|
PL1C
Abstract: PB7D 100-PIN TQFP XILINX DIMENSION pl30b pl4a pr2a PT10c OR2T15B OR2T40B plc array
Text: Data Sheet June 1999 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
DS99-094FPGA
DS98-022FPGA)
PL1C
PB7D
100-PIN TQFP XILINX DIMENSION
pl30b
pl4a
pr2a
PT10c
OR2T15B
OR2T40B
plc array
|
PDF
|
PL1A
Abstract: PLC water heater plc pin diagram 25032 PT15D b9 39a data sheet PL1C PT8C OR2C12A OR2T15B OR2T40B
Text: Data Sheet January 2003 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
DS99-094FPGA
DS98-022FPGA)
PL1A
PLC water heater plc
pin diagram 25032
PT15D
b9 39a data sheet
PL1C
PT8C
OR2C12A
OR2T15B
OR2T40B
|
PDF
|
OR2C06A3T144I-DB
Abstract: OR2C08A3S208I b9 39a data sheet PL1C PT10c OR2C06A OR2C12A OR2T15B OR2T40B R11C5
Text: Data Sheet October 2003 ORCA Series 2 Field-Programmable Gate Arrays Features • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ High-performance, cost-effective, low-power 0.35 µm CMOS technology OR2CxxA , 0.3 µm CMOS technology (OR2TxxA), and 0.25 µm CMOS technology
|
Original
|
16-bit
32-bit
DS99-094FPGA
DS98-022FPGA)
OR2C06A3T144I-DB
OR2C08A3S208I
b9 39a data sheet
PL1C
PT10c
OR2C06A
OR2C12A
OR2T15B
OR2T40B
R11C5
|
PDF
|
sot23 Transistor marking W18
Abstract: EB29 LCM-S02002DSF LDS-A304RI POWR607 68013a PT38A sot marking code w17 SOT-23 a6 ZENER aa15
Text: LatticeXP2 Standard Evaluation Board User’s Guide February 2008 Revision: EB29_01.3 LatticeXP2 Standard Evaluation Board User’s Guide Lattice Semiconductor Introduction The LatticeXP2 Standard Evaluation Board provides a convenient platform to evaluate, test and debug user
|
Original
|
LatticeXP2-17
soic16
8013A
RS232
ADS7842
tssop16
dip14
sot23 Transistor marking W18
EB29
LCM-S02002DSF
LDS-A304RI
POWR607
68013a
PT38A
sot marking code w17
SOT-23 a6
ZENER aa15
|
PDF
|
MP2307
Abstract: sot marking code w17 transistor marking code w17 SOT-23 A22 MARKING soic8 PT43B transistor cf43 W17 marking code sot 23 POWR607 sma connector footprint transistor marking A9 R8
Text: LatticeXP2 Standard Evaluation Board User’s Guide February 2010 Revision: EB29_01.5 LatticeXP2 Standard Evaluation Board User’s Guide Lattice Semiconductor Introduction The LatticeXP2 Standard Evaluation Board provides a convenient platform to evaluate, test and debug user
|
Original
|
LatticeXP2-17
soic16
8013A
RS232
ADS7842
tssop16
dip14
MP2307
sot marking code w17
transistor marking code w17 SOT-23
A22 MARKING soic8
PT43B
transistor cf43
W17 marking code sot 23
POWR607
sma connector footprint
transistor marking A9 R8
|
PDF
|
lucent 497aa
Abstract: PT12B PT18C PT15D la 4508 ic schematic diagram pt8c PR12D pr19a ATT2C26 sj 2206 b
Text: Lucent Technologies Bell Labs Innovations Optimized Reconfigurable Cell Array ORCA ATT2Cxx Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.5 urn technology (four-input look-up table delay less than 3.6 ns)
|
OCR Scan
|
144-Pin
160-Pin
256-P
364-P
428-P
ATT2C04
ATT2C06
ATT2C08
ATT2C10
ATT2C12
lucent 497aa
PT12B
PT18C
PT15D
la 4508 ic schematic diagram
pt8c
PR12D
pr19a
ATT2C26
sj 2206 b
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: AT&T Data Sheet October 1995 Microelectronics Optimized Reconfigurable Cell Array ORCA 2C Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.5 |im technology (four-input look-up table delay less than 3.6 ns)
|
OCR Scan
|
ATT2C04,
ATT2C06,
ATT2C08,
ATT2C10,
ATT2C12,
ATT2C15,
ATT2C26,
ATT2C40.
DS95-183FPGA
DS95-031
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data Sheet m i c r o e l e c t r o n i c s gr o up Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 pm/0.3 pm CMOS technology, with a migration
|
OCR Scan
|
16-bit
BA256
352-Pin
432-Pin
600-Pin
BA352
BC432
BC600
256-Pin
304-Pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data Sheet August 1996 microelectronics group Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • Flip-flop/latch options to allow programmable prior ity of synchronous set/reset vs. clock enable
|
OCR Scan
|
DS96-140FPG
DS96-025FPGA)
QQS110B
|
PDF
|
S4846
Abstract: PT15D r6c5 pti8 PT10c
Text: Datasheet August 1996 microelectronics group Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • Flip-flop/latch options to allow programmable prior ity of synchronous set/reset vs. clock enable
|
OCR Scan
|
16-bit
32-bit
DS96-140FPGA
DS96-025FPGA)
S4846
PT15D
r6c5
pti8
PT10c
|
PDF
|
pt10c
Abstract: No abstract text available
Text: Microelectronics Preliminary Data Sheet March 1996 Lucent Technologies Bell Labs Innovations Optimized Reconfigurable Cell Array ORCA OR2CxxA Series Field-Programmable Gate Arrays Features Description • High-performance, cost-effective 0.35 |im technol
|
OCR Scan
|
DS96-025FPG
pt10c
|
PDF
|
PT15D
Abstract: 8C14 M31 mkv decoder chip diagram D172C ptoc5 Lucent 2623
Text: Data Sheet January 1998 microelectronics group Lucent Technologies Bell Labs Innovations ORCA OR2CXXA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 |xm/0.3 |xm CMOS technology, with a migration
|
OCR Scan
|
16-bit
DS98-022FPGA
DS96-140FPGA,
DA97-006FPGA,
DA97-012FPGA)
PT15D
8C14 M31
mkv decoder chip diagram
D172C
ptoc5
Lucent 2623
|
PDF
|
dd5aa
Abstract: No abstract text available
Text: microele ctronics group Data Sheet January 1998 Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 (im/0.3 p.m CMOS technology, with a migration
|
OCR Scan
|
16-bit
304-Pin
S304/
PS304
352-Pin
432-Pin
600-Pin
BA352
BC432
BC600
dd5aa
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Datasheet microelectronics group June 1999 Lucent Technologies Bell Labs Innovations ORCA Series 2 Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 pm CMOS technology OR2CxxA , 0.3 pm CMOS technology (OR2TxxA), and 0.25 pm CMOS technology
|
OCR Scan
|
16-bit
|
PDF
|
a15#016
Abstract: PT15D RSC11 5T48
Text: Datasheet microelectronics group June 1999 Lucent Technologies Bell Labs Innovations ORCA Series 2 Field-Programmable Gate Arrays Features • High-performance, cost-effective, low-power 0.35 pm CMOS technology OR2CxxA , 0.3 pm CMOS technology (OR2TxxA), and 0.25 |jm CMOS technology
|
OCR Scan
|
16-bit
32-bit
DS99-094FPGA
DS98-022FPGA)
a15#016
PT15D
RSC11
5T48
|
PDF
|
Untitled
Abstract: No abstract text available
Text: m i c r o e l e c t r o n i c s group Lucent Technologies Bell Labs Innovations ORCA OR2CxxA 5.0 V and OR2TxxA (3.3 V) Series Series Field-Programmable Gate Arrays Features 2 • Flip-flop/latch options to allow programmable prior ity of synchronous set/reset vs. clock enable
|
OCR Scan
|
OR2C/2T26A
OR2C/2T40A
240-Pin
256-Pin
304-Pin
352-Pin
432-Pin
600-Pin
OR2C/2T15A,
OR2C/2T26A
|
PDF
|