Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PROCESS ENHANCEMENTS ELIMINATE THE CMOS SCR LATCHUP PROBLEM Search Results

    PROCESS ENHANCEMENTS ELIMINATE THE CMOS SCR LATCHUP PROBLEM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMP89FS60AUG Toshiba Electronic Devices & Storage Corporation 8-bit Microcontroller/Processing Performance Equivalent to a 16-bit MCU/LQFP64-P-1010-0.50E Visit Toshiba Electronic Devices & Storage Corporation
    TMP89FS63AUG Toshiba Electronic Devices & Storage Corporation 8-bit Microcontroller/Processing Performance Equivalent to a 16-bit MCU/LQFP52-P-1010-0.65 Visit Toshiba Electronic Devices & Storage Corporation
    TMP89FS60BFG Toshiba Electronic Devices & Storage Corporation 8-bit Microcontroller/Processing Performance Equivalent to a 16-bit MCU/P-LQFP64-1414-0.80-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMP89FS63BUG Toshiba Electronic Devices & Storage Corporation 8-bit Microcontroller/Processing Performance Equivalent to a 16-bit MCU/P-LQFP52-1010-0.65-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMP89FS62AUG Toshiba Electronic Devices & Storage Corporation 8-bit Microcontroller/Processing Performance Equivalent to a 16-bit MCU/LQFP44-P-1010-0.80A Visit Toshiba Electronic Devices & Storage Corporation

    PROCESS ENHANCEMENTS ELIMINATE THE CMOS SCR LATCHUP PROBLEM Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    ic mm74hc

    Abstract: triggering scr with microprocessor cmos scr AN-339 national MM74HC SCR TRIGGER PULSE circuit AN-339 CD4000 MM74C 74HC
    Text: Fairchild Semiconductor Application Note 339 November 1987 INTRODUCTION SCR latch-up is a parasitic phenomena that has existed in circuits fabricated using bulk silicon CMOS technologies. The latch-up mechanism, once triggered, turns on a parasitic SCR internal to CMOS circuits which essentially shorts VCC


    Original     		MM54HC/MM74HC ic mm74hc triggering scr with microprocessor cmos scr AN-339 national MM74HC SCR TRIGGER PULSE circuit AN-339 CD4000 MM74C 74HC PDF

    triggering scr with microprocessor

    Abstract: cmos function generator using cd4049 ic mm74hc national semiconductor CD4000 scr Power Supply Schematic Diagram MM74HC cmos scr CD4049 Application AN-339 national AN-339
    Text: INTRODUCTION SCR latch-up is a parasitic phenomena that has existed in circuits fabricated using bulk silicon CMOS technologies The latch-up mechanism once triggered turns on a parasitic SCR internal to CMOS circuits which essentially shorts VCC to ground This generally destroys the CMOS IC or at


    Original     		MM54HC MM74HC triggering scr with microprocessor cmos function generator using cd4049 ic mm74hc national semiconductor CD4000 scr Power Supply Schematic Diagram cmos scr CD4049 Application AN-339 national AN-339 PDF

    4000 series CMOS Logic ICs

    Abstract: SCLA007A 74HC04 fan out sn74 series TTL logic gates list HC4040 application note schematic thyristor based inverter 74hc family Difference between LS, HC, HCT devices HC165 cmos 4000
    Text: HCMOS Design Considerations SCLA007A September 2002 1 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries TI reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services


    Original     		SCLA007A SN54/74HC 4000 series CMOS Logic ICs SCLA007A 74HC04 fan out sn74 series TTL logic gates list HC4040 application note schematic thyristor based inverter 74hc family Difference between LS, HC, HCT devices HC165 cmos 4000 PDF

    Untitled

    Abstract: No abstract text available
    Text: Power Management Texas Instruments Incorporated Powering today’s multi-rail FPGAs and DSPs, Part 1 By Jeff Falin Email: [email protected] Applications, Portable Power Introduction The power budget Most electronics have one or more digital processing ICs,


    Original     		SLYT232 PDF

    MOTOROLA 74HC FAMILY

    Abstract: 54HC an-399 national 74HC AN-393 74hc00 equivalent crosstalk minimization bus inverter CMOS handbook transmission-line AN393
    Text: Fairchild Semiconductor Application Note 393 March 1985 Unlike low-power, metal-gate CMOS, high-speed 54HC/74HC devices readily drive long cable runs and backplanes. While the family maintains CMOS’s traditional noise immunity, you must watch transmission-line effects in such applications.


    Original     		54HC/74HC MOTOROLA 74HC FAMILY 54HC an-399 national 74HC AN-393 74hc00 equivalent crosstalk minimization bus inverter CMOS handbook transmission-line AN393 PDF

    MOTOROLA 74HC FAMILY

    Abstract: CMOS handbook 8424 54HC transmission-line an-399 national AN3931 cmos 54HC series Process Enhancements Eliminate the CMOS SCR Latchup Problem AN-393
    Text: National Semiconductor Application Note 393 Larry Wakeman March 1985 Unlike low-power metal-gate CMOS high-speed 54HC 74HC devices readily drive long cable runs and backplanes While the family maintains CMOS’s traditional noise immunity you must watch transmission-line effects in such applications


    Original     		PDF

    pt 4115 led driver

    Abstract: AN-7527 an7527 an5043 AN-7501 AN-7502 AN42045 transistor k 4110 PC100 NPN ML4425
    Text: BUT12/12A BUT12/12A High Voltage Power Switching Applications TO-220 1 1.Base 2.Collector 3.Emitter NPN Silicon Transistor Absolute Maximum Ratings TC=25°C unless otherwise noted Symbol VCBO VCEO Parameter Value Units : BUT12 : BUT12A 850 1000 V V Collector-Emitter Voltage


    Original     		BUT12/12A O-220 BUT12 BUT12A KM4211-PB: KM4211 FAN5231-PB: pt 4115 led driver AN-7527 an7527 an5043 AN-7501 AN-7502 AN42045 transistor k 4110 PC100 NPN ML4425 PDF

    d 42030 transistor

    Abstract: AN-7505 220v ac to 48v dc smps AN3008 Fairchild crt horizontal deflection circuit AN-7528 9019 transistor FAN6800 BUT11A spice AN817
    Text: BUT11/11A BUT11/11A High Voltage Power Switching Applications TO-220 1 NPN Silicon Transistor 1.Base 2.Collector 3.Emitter Absolute Maximum Ratings TC=25°C unless otherwise noted Symbol VCBO VCEO Parameter Value Units V Collector-Base Voltage : BUT11 : BUT11A


    Original     		BUT11/11A O-220 BUT11 BUT11A BUT11 AN-758: AN-758 d 42030 transistor AN-7505 220v ac to 48v dc smps AN3008 Fairchild crt horizontal deflection circuit AN-7528 9019 transistor FAN6800 BUT11A spice AN817 PDF

    la 4440 amplifier circuit diagram 300 watt

    Abstract: earthquake Detection using fm radio 3000 watts subwoofer circuit diagram 12v subwoofer car amp circuits creative subwoofer circuit diagram mosfet 800 watt subwoofer circuit diagram Mullard 12ax7 radar detector ad8302 100MHz LA 4440 IC 800 watt subwoofer circuit diagram
    Text: Worldwide Sales Directory North American Sales Offices and Representatives About Analog Dialogue Analog Dialogue is the free technical magazine of Analog Devices, Inc., published continuously for thirty-five years, starting in 1967. It discusses products, applications, technology, and


    Original     		Volum5039 D-81373 la 4440 amplifier circuit diagram 300 watt earthquake Detection using fm radio 3000 watts subwoofer circuit diagram 12v subwoofer car amp circuits creative subwoofer circuit diagram mosfet 800 watt subwoofer circuit diagram Mullard 12ax7 radar detector ad8302 100MHz LA 4440 IC 800 watt subwoofer circuit diagram PDF

    2712 24PIN

    Abstract: GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP
    Text: GAL20VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		GAL20VP8 2712 24PIN GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP PDF

    GAL16V8

    Abstract: GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
    Text: GAL16VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		GAL16VP8 GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP PDF

    E 2056 DATASHEET

    Abstract: GAL16v8 programmer schematic GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
    Text: GAL16VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		GAL16VP8 E 2056 DATASHEET GAL16v8 programmer schematic GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP PDF

    GAL20V8

    Abstract: GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP simple diagram for electronic clock cmos XOR schmitt trigger
    Text: GAL20VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		GAL20VP8 GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP simple diagram for electronic clock cmos XOR schmitt trigger PDF

    GAL16V8

    Abstract: GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP AC021 isppld
    Text: GAL16VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		GAL16VP8 GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP AC021 isppld PDF

    X328 transistor

    Abstract: scx6206 transistor x328 SCX6218 SCX6225 MEA 2901 x328 SCX6244 scx6232 SM8250A
    Text: WjWM National /¡/m Semiconductor mUm Corporation Description of Gate Arrays and Standard Cells National Semiconductor’s CMOS Gate Arrays and Standard Cells utilize a dual layer metal technology microCMOS to achieve operating speeds similar to Schottky-TTL integrat­


    OCR Scan     		128x8 SM8250A SM8250B 250A/16450 8250-B/8250J-B SM2901 SM2909 SM2911 0Q72122 X328 transistor scx6206 transistor x328 SCX6218 SCX6225 MEA 2901 x328 SCX6244 scx6232 PDF

    Untitled

    Abstract: No abstract text available
    Text: GAL16VP8 •■ ;Semiconductor I Corporation High-Speed E2CMOS PLD Generic Array Logic Functional Block Diagraii - HIGH DRIVE E’ CMOS* GAL DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax s 80 MHz — 10 ns Maximum from Clock Input to Data Output


    OCR Scan     		GAL16VP8 Tested/100% 100ms) PDF

    Untitled

    Abstract: No abstract text available
    Text: •■■ Lattice GAL20VP8B High-Speed E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES • HIGH DRIVE E’ CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    OCR Scan     		GAL20VP8B PDF

    Untitled

    Abstract: No abstract text available
    Text: GAL16VP8 Lattice High-Speed E2CMOS PLD Generic Array Logic ; Semiconductor •Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz


    OCR Scan     		GAL16VP8 100ms) PDF

    Untitled

    Abstract: No abstract text available
    Text: LATTICE SEMICONDUCTOR bflE ]> • S3fibLJltci []0Q2öbG b4D * L A T Lattice GAL20VP8 High-Speed E2CMOS PLD Generic Array Logic FEATURES FUNCTIONAL BLOCK DIAGRAM • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay


    OCR Scan     		GAL20VP8 100ms) PDF

    Untitled

    Abstract: No abstract text available
    Text: Lattice' GAL16VP8 High-Speed E2CMOS PLD Generic Array Logic I ; ; ; S e m ic o n d u c to r I • ■ ■ C o rp o ra tio n Functional Block Diagram Features HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay


    OCR Scan     		GAL16VP8 Tested/100% PDF

    Untitled

    Abstract: No abstract text available
    Text: Lattice FEATURES G A L 16 VP8 B High-Speed E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    OCR Scan     		100ms) GAL16VP8B PDF

    Untitled

    Abstract: No abstract text available
    Text: GAL16VP8 Lattica High-Speed E2CMOS PLD Generic Array Logic Semiconductor Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES HIGH DRIVE E2CMOS GAL® DEVICE — TTL Com patible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock In p u tto Data Output


    OCR Scan     		GAL16VP8 Tested/100% 100ms) PDF

    Untitled

    Abstract: No abstract text available
    Text: GAL20VP8 Lattice High-Speed E2CMOS PLD Generic Array Logic Semiconductor Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Inputto Data Output


    OCR Scan     		GAL20VP8 Tested/100% 100ms) PDF

    Untitled

    Abstract: No abstract text available
    Text: Lattica GAL20VP8 High-Speed E2CMOS PLD Generic Array Logic ; Semiconductor I Corporation Functional Block Diagram Features HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    OCR Scan     		GAL20VP8 Tested/100% 100ms) PDF