Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SPARTAN-II PIN DETAILS Search Results

    SPARTAN-II PIN DETAILS Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-010 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-010 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 10ft Datasheet
    CS-DSDMDB15MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB15MF-002.5 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB15MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-025 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB25MM-010 Amphenol Cables on Demand Amphenol CS-DSDMDB25MM-010 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Male 10ft Datasheet
    CS-DSDMDB37MM-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB37MM-002.5 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Male 2.5ft Datasheet

    SPARTAN-II PIN DETAILS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    spartan 2

    Abstract: fpga spartan 2 SPARTAN XC2S50 Spartan-II pin details SPARTAN-II xc2s50 pq208 Spartan digital lock using logic gates datasheet ram 512x8 mp3 player one chip SPARTAN-II
    Text: Spartan -II FPGAs: A Product Backgrounder Philosophy Since the beginning of the programmable logic industry, programmable logic devices PLD have been viewed as being expensive, slower, and less feature rich than comparable ASICs. Despite these shortcomings, PLDs have witnessed explosive growth due to the inherent


    Original     		PDF

    IN4001

    Abstract: IN4001 details 00000-7FFFF notes on in4001 in AT17F040A ATDH2000E ATDH2200 ATDH2200E ATDH2225 DB-25M
    Text: Programming Circuits for AT17F Series Configurators with Xilinx FPGAs 1. Introduction Atmel’s AT17F series Flash Configuration Memory devices use a simple serial-access procedure to configure one or more Xilinx Field Programmable Gate Arrays FPGAs . AT17F devices easily interface to Xilinx FPGAs in Master Serial configuration mode,


    Original     		PDF AT17F IN4001 IN4001 details 00000-7FFFF notes on in4001 in AT17F040A ATDH2000E ATDH2200 ATDH2200E ATDH2225 DB-25M

    XC3S200E

    Abstract: GRM31CR71C106KAC7L XC3S50E XC3S400 GRM188R71C105KA12L GRM188R71H104KA93L XC3S400E XC2S50E Series XC3S700E DC-01-B
    Text: 2008 MURATA PRODUCTS POWER SUPPLY REFERENCE GUIDE FOR FPGAs CATALOG No. DC-01-B Please visit our website www.murata.com POWER SUPPLY REFERENCE GUIDE FOR Xilinx® FPGAs Murata offers an extensive selection of DC-DC Converters, both isolated and non-isolated all RoHS compliant .


    Original     		PDF DC-01-B XC3S200E GRM31CR71C106KAC7L XC3S50E XC3S400 GRM188R71C105KA12L GRM188R71H104KA93L XC3S400E XC2S50E Series XC3S700E DC-01-B

    12V 2A regulator

    Abstract: LDO 1V output 1A switching regulator 12v 3A switching regulator 12v 3A schematic diagram 25v 12v 1A regulator 12v 10A regulator 12V to 3,3V regulator 3a LM2832 multiple output regulator power supply voltage regulator 12v 2a
    Text: Flexible Power Management Units for Low-Power Xilinx FPGAs I2C Interface Provides Output Voltage Control and Startup/Shutdown Sequencing LP3906 includes: • Two high-efficiency buck DC-DC converters ° Programmable VOUT from 0.8V to 3.3V ° 1.5A output current


    Original     		PDF LP3906 LLP-24 LP3906SQ 12V 2A regulator LDO 1V output 1A switching regulator 12v 3A switching regulator 12v 3A schematic diagram 25v 12v 1A regulator 12v 10A regulator 12V to 3,3V regulator 3a LM2832 multiple output regulator power supply voltage regulator 12v 2a

    xilinx jtag cable db9 db25

    Abstract: MultiLINX xILINX ISE ALLIANCE SOFTWARE 4.2i DB9M XAPP168 free computer hardware notes xilinx jtag db25 Xilinx usb jtag cable MultiLinx Cable xilinx jtag cable spartan 3
    Text: Application Note: Hardware MultiLINX R Getting Started with the MultiLINX Cable XAPP168 v2.2 December 4, 2006 Summary This application note provides a quick introduction to the MultiLINX cable hardware. Topics covered are a description of the cable, a list of features, what the cable may be used for, software


    Original     		PDF XAPP168 XCN05010) xilinx jtag cable db9 db25 MultiLINX xILINX ISE ALLIANCE SOFTWARE 4.2i DB9M XAPP168 free computer hardware notes xilinx jtag db25 Xilinx usb jtag cable MultiLinx Cable xilinx jtag cable spartan 3

    interfacing cpld xc9572 with keyboard

    Abstract: VERIFY 93K template 34992 XC95288XL evaluation board schematic XCR3032C XcxxX xilinx logicore core dds XC2S15-VQ100 creative labs model 3400 FXS-100
    Text: The Programmable Logic Data Book 2000 R R , XC2064, NeoCAD PRISM, XILINX Block Letters , XC-DS501, NeoROUTE, XC3090, FPGA Architect, XC4005, FPGA Foundry, XC5210, Timing Wizard, NeoCAD, TRACE, NeoCAD EPIC, XACT are registered trademarks of Xilinx, Inc. , all XC-prefix product designations, AllianceCore, Alliance Series, BITA, CLC, Configurable Logic Cell, CoolRunner, Dual Block, EZTag, Fast CLK, FastCONNECT,


    Original     		PDF XC2064, XC-DS501, XC3090, XC4005, XC5210, interfacing cpld xc9572 with keyboard VERIFY 93K template 34992 XC95288XL evaluation board schematic XCR3032C XcxxX xilinx logicore core dds XC2S15-VQ100 creative labs model 3400 FXS-100

    XC6SLX45t-fgg484

    Abstract: XC3S700AN-FG484 XC3S700A-FG484 interface of camera with virtex 5 fpga for image XC2C256-TQ144 XC3S500E-4FG320C XC3S700AFG484 Spartan-3AN XC3S700AN-FG484 ML403 SPARTAN-3A DSP 3400A
    Text: Virtex-5 LXT FPGA Gigabit Ethernet Development Kit Purpose: Virtex-5 LXT FPGA Gigabit Ethernet Development Kit Part Number: HW-V5GBE-DK-UNI-G Device Supported: Virtex-5 LXT XC5VLX50T-1FF1136C Kit Resale Price: $1,395 Description The Virtex -5 LXT FPGA Gigabit Ethernet Development kit


    Original     		PDF XC5VLX50T-1FF1136C HW-V5-ML555-G XC5VLX50T1FF1136CES 12-bit, 16Mbit RS-232 PMod-RS232) XC6SLX45t-fgg484 XC3S700AN-FG484 XC3S700A-FG484 interface of camera with virtex 5 fpga for image XC2C256-TQ144 XC3S500E-4FG320C XC3S700AFG484 Spartan-3AN XC3S700AN-FG484 ML403 SPARTAN-3A DSP 3400A

    XC9572XL

    Abstract: XC4000XL XC9500 XC9500XL XC95144XL XC95288XL XC9536XL DS054
    Text: k XC9500XL High-Performance CPLD Family Data Sheet R DS054 v2.4 Product Specification Features • • Optimized for high-performance 3.3V systems - 5 ns pin-to-pin logic delays, with internal system frequency up to 208 MHz - Small footprint packages including VQFPs, TQFPs


    Original     		PDF XC9500XL DS054 XC9572XL XC4000XL XC9500 XC95144XL XC95288XL XC9536XL DS054

    XAPP029

    Abstract: adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper
    Text: DataSource CD-ROM Q4-01 Xilinx Application Note Summaries XAPP004 Loadable Binary Counters The design strategies for loadable and non-loadable binary counters are significantly different. This application note discusses the differences, and describes the design of a loadable binary counter.


    Original     		PDF Q4-01 XAPP004 XAPP005 XC3000 Desi49 XC18V00, XC9500XL, XC9500XV, XAPP501 XC9500, XAPP029 adc controller vhdl code verilog rtl code of Crossbar Switch 12-bit ADC interface vhdl code for FPGA vhdl code for pn sequence generator Insight Spartan-II demo board XAPP172 xilinx XC3000 SEU testing verilog hdl code for triple modular redundancy parallel to serial conversion vhdl IEEE paper

    4 BIT ALU design with vhdl code using structural

    Abstract: PRISM GT xc2064 SAMPLE WC PROJECTS
    Text: Xilinx/ Synopsys Interface Guide Introduction to the Xilinx/ Synopsys Interface Getting Started Synthesizing Your Design with FPGA Compiler II Synthesizing Your Design with FPGA Compiler and Design Compiler Using Core Generator and LogiBLOX Simulating Your Design


    Original     		PDF XC2064, XC3090, XC4005, XC5210, XC-DS501 4 BIT ALU design with vhdl code using structural PRISM GT xc2064 SAMPLE WC PROJECTS

    lt3401

    Abstract: 24V 20A voltage regulator 3v dc to 6v dc step up switching regulator LT3411 XC500XL 2a step down dc to dc regulator so8 1A SWITCHER LT1763 REGULATOR IC 6900 LT1963A
    Text: Linear Technology Chronicle High Performance Analog Solutions from Linear Technology October 2002 Vol. 11 No. 10 October Focus… Power Management Solutions for Programmable Logic ICs VIN LTC3412 2.5A Step-Down, Synchronous Switching Regulator LT1963 1.5A Linear Regulator


    Original     		PDF LTC3412 LT1963 100mA LTC2900 lt3401 24V 20A voltage regulator 3v dc to 6v dc step up switching regulator LT3411 XC500XL 2a step down dc to dc regulator so8 1A SWITCHER LT1763 REGULATOR IC 6900 LT1963A

    picoblaze

    Abstract: AN3826 secret DS28E01-100 xilinx XC3S200 XAPP780 XC3S200 Application Circuit xc3s200 APP3826 DS2432
    Text: Maxim > App Notes > 1-Wire Devices Keywords: xilinx, fpga, sha, sha-1, SHA, SHA-1, board, identification, feature, management, IFF, authentication, secure, memories, copy, protection, ds2432, ibutton, 1-wire, ds28e01-100, virtex, spartan, hash, secret, key, XC3S200, coolrunner


    Original     		PDF ds2432, ds28e01-100, XC3S200, DS2432: DS28E01-100: com/an3826 AN3826, APP3826, Appnote3826, picoblaze AN3826 secret DS28E01-100 xilinx XC3S200 XAPP780 XC3S200 Application Circuit xc3s200 APP3826 DS2432

    CB4CLED

    Abstract: vhdl code for 2-bit BCD adder CB4CLE TTL 7400 CC16CLE cb4ce code D24E XC400XL CB2CE CB16CE
    Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_VIRTEX to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)


    Original     		PDF DECODE64) NOR16) ROM32X1) XC2064, XC3090, XC4005, XC5210, XC--90 CB4CLED vhdl code for 2-bit BCD adder CB4CLE TTL 7400 CC16CLE cb4ce code D24E XC400XL CB2CE CB16CE

    LC1 D12 wiring diagram

    Abstract: vhdl code for 8 bit ODD parity generator 74139 Dual 2 to 4 line decoder TTL XOR2 tig ac inverter circuit cd4rle LC1 D12 P7 CB4CLED sr4cled CB16CE
    Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_SPARTAN2 to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)


    Original     		PDF DECODE64) NOR16) ROM32X1) XC2064, XC3090, XC4005, XC5210, XC-DS501 X7706 XC5200 LC1 D12 wiring diagram vhdl code for 8 bit ODD parity generator 74139 Dual 2 to 4 line decoder TTL XOR2 tig ac inverter circuit cd4rle LC1 D12 P7 CB4CLED sr4cled CB16CE

    X9265

    Abstract: TTL 7400 CB16CE Xilinx counter cb16ce ldpe 868 X4027 CB4CLED X8906 Xilinx Unified Libraries Selection Guide PRISM GT
    Text: Libraries Guide Xilinx Unified Libraries Selection Guide Design Elements ACC1 to BYPOSC Design Elements (CAPTURE_SPARTAN2 to DECODE64) Design Elements (F5MAP to FTSRLE) Design Elements (GCLK to KEEPER) Design Elements (LD to NOR16) Design Elements (OAND2 to OXOR2)


    Original     		PDF DECODE64) NOR16) ROM32X1) XC2064, XC3090, XC4005llowing X9265 TTL 7400 CB16CE Xilinx counter cb16ce ldpe 868 X4027 CB4CLED X8906 Xilinx Unified Libraries Selection Guide PRISM GT

    XC2S150pq208

    Abstract: xc2s50-pq208 XCV1000EFG680-6C XC2S150PQ208-5C XC2S200ePQ208 XC2S300EPQ208-6C xcv1000efg680 XCV300BG432 2S50E-PQ208-6C XC3S1000-FG456-4C
    Text: LogiCORE PCI32 Interface v3.0 DS206 October 28, 2003 Introduction Data Sheet, v3.0.116 LogiCORE Facts With the Xilinx LogiCORE PCI Interface, a designer can build a customized, fully PCI 2.3-compliant core with the highest possible sustained performance, 528 Mbytes/sec.


    Original     		PDF PCI32 DS206 32-bit, 32-bit 64/32-bit PC32/33 XC2S150pq208 xc2s50-pq208 XCV1000EFG680-6C XC2S150PQ208-5C XC2S200ePQ208 XC2S300EPQ208-6C xcv1000efg680 XCV300BG432 2S50E-PQ208-6C XC3S1000-FG456-4C

    neptune make M9 power analyzer USER MANUAL

    Abstract: neptune make M8 power analyzer USER MANUAL SRF 504 112dl hpn 986 007 S30VQ100 srf 4100 3 bit alu using verilog hdl code motorola shm 825 CTL 1616
    Text: Development System Reference Guide Introduction Design Flow PARTGEN NGDBuild User Constraints UCF File Using Timing Constraints Logical Design Rule Check MAP—The Technology Mapper LCA2NCD Physical Constraints (PCF) File DRC—Physical Design Rule Check


    Original     		PDF Index-32 neptune make M9 power analyzer USER MANUAL neptune make M8 power analyzer USER MANUAL SRF 504 112dl hpn 986 007 S30VQ100 srf 4100 3 bit alu using verilog hdl code motorola shm 825 CTL 1616

    verilog for 8 point dct in xilinx

    Abstract: XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx
    Text: 1-D Discrete Cosine Transform DCT V2.1 March 14, 2002 Product Specification General Description Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/ipcenter Support: support.xilinx.com Features


    Original     		PDF 24-bit com/xapp/xapp208 verilog for 8 point dct in xilinx XAPP208 fir filter spartan 3 fir filter design using vhdl verilog 2d filter xilinx

    xc9536vq44

    Abstract: Xilinx DLC5 JTAG Parallel Cable III Xilinx usb cable Schematic 4 pin crystal oscillator XC9500 DLC6 XC9536-VQ44 LED Bar Graphs MultiLINX XC4003EPC84 3.10 Parallel Cable III Schematic
    Text: Hardware User Guide Cable Hardware MutliLINX Cable FPGA Design Demonstration Board CPLD Design Demonstration Board Glossary Hardware User Guide — Alliance 3.1i Printed in U.S.A. Hardware User Guide Hardware User Guide R The Xilinx logo shown above is a registered trademark of Xilinx, Inc.


    Original     		PDF XC2064, XC3090, XC4005, XC5210, XC-DS501 XCS5200, XC3000. xc9536vq44 Xilinx DLC5 JTAG Parallel Cable III Xilinx usb cable Schematic 4 pin crystal oscillator XC9500 DLC6 XC9536-VQ44 LED Bar Graphs MultiLINX XC4003EPC84 3.10 Parallel Cable III Schematic

    displaytech 204 A

    Abstract: PLDS DVD V7 cnc schematic ieee floating point multiplier vhdl future scope XCS20-3TQ144 cnc controller abstract on mini ups system Esaote n735 vhdl projects abstract and coding
    Text: XCELL Issue 29 Third Quarter 1998 THE QUARTERLY JOURNAL FOR XILINX PROGRAMMABLE LOGIC USERS The Programmable Logic CompanySM Inside This Issue: PRODUCTS Editorial . 2 Chip-Scale Packaging . 3 New Spartan -4 Devices . 4-5


    Original     		PDF XC95144 XC9500 XLQ398 displaytech 204 A PLDS DVD V7 cnc schematic ieee floating point multiplier vhdl future scope XCS20-3TQ144 cnc controller abstract on mini ups system Esaote n735 vhdl projects abstract and coding

    transistor bl p89

    Abstract: bl p78 transistor transistor bl p81 TRANSISTOR BH p75 transistor bl p99 p116l BL P89 S20XL P11Q transistor bl p68
    Text: HXILINX Spartan and Spartan-XL Families Field Programmable Gate Arrays November 25,1997 Version 0.6 Advance Product Specification Introduction • The Spartan Series is the first high-volume production FPGA solution to deliver all the key requirements for ASIC


    OCR Scan     		PDF Individ12 VQ100 TQ144 PQ208 PQ240 BG256 XCS05 XCS10 XCS20 XCS30 transistor bl p89 bl p78 transistor transistor bl p81 TRANSISTOR BH p75 transistor bl p99 p116l BL P89 S20XL P11Q transistor bl p68

    XCS40 PQ208C

    Abstract: XCS20 TQ144 XCS10 vq100 FPGA Configuration Memory xcs40 XCS20 pin diagram XCS20 PQ208 XCS20 S6699
    Text: Spartan and SpartanXL Families Field Programmable Gate Arrays flXIUNX September 28, 1998 Version 1.2 Preliminary Product Specification Introduction • The Spartan Series is the first high-volume production FPGA solution to deliver all the key requirements for ASIC


    OCR Scan     		PDF XCS20XL-4 PQ208C PQ208 XCS40 PQ208C XCS20 TQ144 XCS10 vq100 FPGA Configuration Memory xcs40 XCS20 pin diagram XCS20 PQ208 XCS20 S6699

    Untitled

    Abstract: No abstract text available
    Text: Spartan and SpartanXL Families Field Programmable Gate Arrays £ XILINX January 6 , 1999 Version 1.4 Prelim inary Product Specification Introduction • The S partan Series is the first high-volum e production FPGA solution to deliver all the key requirem ents for ASIC


    OCR Scan     		PDF 5M-1994 M0-151-BAL-2

    Untitled

    Abstract: No abstract text available
    Text: Spartan and SpartanXL Families Fieid Programmable Gate Arrays £ X IU N X January 6, 1999 Version 1.4 Prelim inary Product Specification Introduction • The S pa rta n Series is the first high-volum e production FPGA solution to deliver all the key requirem ents for ASIC


    OCR Scan     		PDF PQ208