Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SR FLIP FLOP Search Results

    SR FLIP FLOP Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    74ACT11175DW Rochester Electronics LLC D Flip-Flop, Visit Rochester Electronics LLC Buy
    SN54LS107J Rochester Electronics LLC J-K Flip-Flop Visit Rochester Electronics LLC Buy
    MC2125FB2 Rochester Electronics LLC MC2125 - J-K Flip-Flop Visit Rochester Electronics LLC Buy
    SN74HC534DW-G Rochester Electronics LLC 74HC534 - Octal D-Type Flip-Flop Visit Rochester Electronics LLC Buy
    74LS574N Rochester Electronics 74LS574 - Octal D-Type Flip Flop Visit Rochester Electronics Buy

    SR FLIP FLOP Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    sr flip flop

    Abstract: S-R flip flop clock high frequency flip flop
    Text: PSoC Creator Component Datasheet SR Flip Flop 1.0 Features • Clocked for safe use in synchronous circuits. • Configurable width for array of SR Flip Flops. General Description The SR Flip Flop stores a digital value that can be set or reset. When to Use an SR Flip Flop


    Original     		PDF

    4 input d flip flop

    Abstract: D Flip Flops D flip flop "D Flip Flops"
    Text: PSoC Creator Component Datasheet D Flip Flop 1.30 Features • Asynchronous reset or preset • Synchronous reset, preset, or both  Configurable width for array of D Flip Flops General Description The D Flip Flop stores a digital value. When to Use a D Flip Flop


    Original     		PDF

    D Flip Flops

    Abstract: No abstract text available
    Text: PSoC Creator Component Datasheet D Flip Flop 1.20 Features • Asynchronous reset or preset • Synchronous reset or preset  Optional array of D Flip Flops  Can be configured for different width General Description The D Flip Flop stores a digital value.


    Original     		PDF

    SR flip flop IC

    Abstract: sr flip flop NTE8212 flip flop S-R sr-flip-flop FOR S-R FLIP FLOP SR flip flop IC pin diagram
    Text: NTE8212 Integrated Circuit Schottky, 8–Bit Input/Output Port Description: The NTE8212 input/output port is an integrated circuit in a 24–Lead DIP type package and consists of an 8–bit latch with three–state output buffers along with control and device selection logic. Also


    Original     		PDF NTE8212 NTE8212 SR flip flop IC sr flip flop flip flop S-R sr-flip-flop FOR S-R FLIP FLOP SR flip flop IC pin diagram

    Untitled

    Abstract: No abstract text available
    Text: MC74AC161, MC74ACT161, MC74AC163, MC74ACT163 Synchronous Presettable Binary Counter The MC74AC161/74ACT161 and MC74AC163/74ACT163 are high−speed synchronous modulo−16 binary counters. They are synchronously presettable for application in programmable dividers


    Original     		PDF MC74AC161, MC74ACT161, MC74AC163, MC74ACT163 MC74AC161/74ACT161 MC74AC163/74ACT163 modulo-16 DIP-16

    fp6102

    Abstract: FP6101 EP610-30 equivalent EP610-30 FP610 EP610 TI EP610 SSI IC adder L-72 EP610-35
    Text: EP610 EPLD J Features J J J J J General Description Programm able clock option for independent clocking of all registers Macrocells in d ivid u ally programmable as D, T, JK , or SR flip-flops, or for combinatorial operation Extensive third-party software and programm ing support


    OCR Scan     		PDF EP610 16-macrocell EP610A, EP610T, EP630 24-pin 28-pin fp6102 FP6101 EP610-30 equivalent EP610-30 FP610 TI EP610 SSI IC adder L-72 EP610-35

    Untitled

    Abstract: No abstract text available
    Text: H D 74LS109A . •REC O M M EN D ED OPERATING Symbol Item /„O 'k Clock frequency Clock High P u lse width Sr.*.v* low “H "D ata Setup tim e “ L 'D a ta th Hold tim e Note 11 The arrow indicates the rising edge. Dual J-K Positive-edge-triggered Flip-Flops with Preset and Clear)


    OCR Scan     		PDF 74LS109A T-90-10 74LSOO ib203

    74LSOO

    Abstract: 1S2074 HD74LS109A HD74LS109
    Text: H D 74LS109A . Dual J-K Positive-edge-triggered Flip-Flops with Preset and Clear IP IN ARRANGEMENT •REC O M M EN D ED OPERATING CONDITIONS S ym bol Item fro c k C lock fre q u e n c y C lo c k High P u ls e w idth Sr.*.v* low “ H " D a ta S e tu p tim e


    OCR Scan     		PDF HD74LS109A. QQ14CI14 DG-14 06max 20-IU8 OG-16 DG-24 74LSOO 1S2074 HD74LS109A HD74LS109

    IC 8212

    Abstract: f 8212 F8212 SR flip flop IC 8212 latch sr flip flop processor 8212 ic LC 8712 8212 8bit 0O731C
    Text: ¡n te f 8212 8-BIT INPUT/OUTPUT PORT Fully Parallel 8-Bit Data Register and Buffer Service Request Flip-Flop for Interrupt Generation Low Input Load Current — ,25mA Max. Three State Outputs Outputs Sink 15 mA 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or


    OCR Scan     		PDF AFN-00731C APN-00731C 00731C IC 8212 f 8212 F8212 SR flip flop IC 8212 latch sr flip flop processor 8212 ic LC 8712 8212 8bit 0O731C

    Untitled

    Abstract: No abstract text available
    Text: High Speed Programmable Array Logic PAL32VX10 PAL32VX10A Ordering Information Features/ Benefits • Dual independent feedback paths allow buried state registers or input registers • Programm able flip-flops allow J-K , S-R, T or D types for the most efficient use of product terms


    OCR Scan     		PDF PAL32VX10 PAL32VX10A PAL32VX10A

    PAL32VX10

    Abstract: PAL32VX10C
    Text: High Speed Programmable Array Logic PAL32VX1O PAL32VX10A Ordering Information Features/B enefits • Dual independent feedback paths allow buried state registers or input registers PAL32VX10A C NS STD • Program m able flip-flops allow J-K, S-R , T or D types for the


    OCR Scan     		PDF 24-pin 300-m PAL32VX10 PAL32VX10C

    intel 8212

    Abstract: D 8212 intel 8212 latch 8212 microprocessor 8212 processor 8212 Micro Processor Intel 8008 8212 8bit P8212 8212 INTEL
    Text: in te r 8212 8-BIT INPUT/OUTPUT PORT • Fully Parallel 8-Bit Data Register and Buffer ■ Service Request Flip-Flop for Interrupt Generation ■ Low Input Load Current — .25mA Max. ■ Three State Outputs ■ Outputs Sink 15 mA ■ 3.65V Output High Voltage for


    OCR Scan     		PDF AFN-00731 intel 8212 D 8212 intel 8212 latch 8212 microprocessor 8212 processor 8212 Micro Processor Intel 8008 8212 8bit P8212 8212 INTEL

    5 inputs OR gate truth table

    Abstract: HiNil IN4148 4 inputs gates truth table single mode j-k flip flops
    Text: e fe c a □ C r \ C L T S C 3 1 1 /3 1 2 /3 1 3 Flip Flops • Master/Slâve RST Dual J-K Edge Triggered • Dual J-K Master/Slave / 7 ^ » 3 Watertown, M A 02172 617 924-9280 # Features G e n e ra l D e scrip tio n s 311 311 • N O T E D G E - S E N S I T IV E


    OCR Scan     		PDF TSC311/312/313 5 inputs OR gate truth table HiNil IN4148 4 inputs gates truth table single mode j-k flip flops

    S-R flip flop clock

    Abstract: sr flip flop PIN DIAGRAM
    Text: 323 / ^ 54LS/74LS323 Olb CO NNECTIO N DIAGRAM PINOUT A -1 4 ° 8-BIT UNIVERSAL SHIFT/STO RAG E REGISTER With S ynchronous Reset and C om m on I/O Pins DESCRIPTION — The ’323 ¡s an 8-bit universal shift/storage register w ith 3state outputs. Its fu n ctio n is sim ilar to the ’299 with the exception of Syn­


    OCR Scan     		PDF 54LS/74LS323 54/74LS S-R flip flop clock sr flip flop PIN DIAGRAM

    Untitled

    Abstract: No abstract text available
    Text: HUGHES H1852 H1852C MICROELECTRONICS CENTER 1800 CMOS Microprocessor Family Input/Output Port DESCRIPTION Hughes 1852 is an 8 bit mode programmable CMOS Input or Output Port. The device acts as a buffer between the 1802A data bus and the peripheral data bus. It can also be used as an 8 bit


    OCR Scan     		PDF H1852 H1852C

    SR flip flop IC

    Abstract: No abstract text available
    Text: ACTS74MS fü HARRIS S E M I C O N D U C T O R Radiation Hardened Dual D Flip Flop with Set and Reset January 1996 Features Pinouts Devices QML Qualified in Accordance with MIL-PRFF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96713 and Harris’ QM Plan


    OCR Scan     		PDF ACTS74MS MIL-STD-1835 CDIP2-T14, MIL-PRFF-38535 ACTS74MS 2240mm 2240mm 125kA SR flip flop IC

    Untitled

    Abstract: No abstract text available
    Text: ACTS74MS HARRIS S E M I C O N D U C T O R Radiation Hardened Dual D Flip Flop with Set and Reset January 1996 Features Pinouts Devices QML Qualified in Accordance with MIL-PRFF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96713 and Harris’ QM Plan


    OCR Scan     		PDF ACTS74MS MIL-PRFF-38535 MIL-STD-1835 CDIP2-T14, 00bHT5H 2240mm 2240mm 125kA

    74F579

    Abstract: No abstract text available
    Text: 579 54F/74F579 Connection Diagrams T— r 8-Bit Bidirectional Binary C ounter W ith 3-State Outputs DflScl nchronous 8-stage up/down cou nter w ith The 'F5: p o ijs fo r bus-oriented applications. It features a m u ltip le x e r ^ ble operation, carry lookahead fo r easy


    OCR Scan     		PDF 54F/74F579 54F/74F 74F579

    D flip flop

    Abstract: No abstract text available
    Text: 579 54F/74F579 Connection Diagrams 8-Bit B idirectional Binary C ounter 3-State O utputs kooI i/o nchronous 8-stage up/dow n co u n te r w ith ports fo r bus-oriented ap plicatio ns. It features a ro g a m m a b le operation, carry lookahead fo r easy d ire ctio n o f co u n tin g . A ll state


    OCR Scan     		PDF 54F/74F579 54F/74F D flip flop

    sr flip flop pin diagram

    Abstract: sr flip flop Hughes newport latching flip flop
    Text: H1852 H1852C M ICRO ELECTRO NICS CENTER 1800 CMOS Microprocessor Family Input/O utput Port DESCRIPTION Hughes 1852 is an 8 bit m ode program m able CMOS Input or O utput P o rt The device acts as a buffer between the 1802A data bus and the peripheral data bus. It can also be used as an 8 bit


    OCR Scan     		PDF

    M4027BP

    Abstract: MB84027B MN4027B 4027B HFE4027BP cd4027b HD14027B muses NJU4027B TC4027BP
    Text: - 50 - 4027B Dual JK Flip Flop n «V • *9 4 -*er ^ 7 'J 7 7 7 0 ^ 7 JK t H H #8 * * ?n "/ ? ? ‘j r 47 /*. 3 X r- h * 4LL INPUTS »»€ «WT£CT£0 C O S /M O S »AOTEC NCTWQHK I « a XÄ VDD m typ • 'J-t-vK -fcyMUSES:fco. ?ny?«±%J^>'9mija3*ti. s a fi*


    OCR Scan     		PDF 4027B v77n-/7 MSM4027BRS MLC4027B NJU4027B TC4027BP UPD4027BG HD14027B MB84027B MN4027B M4027BP MB84027B MN4027B HFE4027BP cd4027b HD14027B muses NJU4027B TC4027BP

    RPW100

    Abstract: Detector intruder 555 timer construction and components PIR SENSOR stabilization RPY222 movement sensor pir pir sensors circuit delay timer circuit diagram 555
    Text: Philips Components 1. INTRODUCTION RPY222 SENSOR GENERAL INFORMATION This introduction describes a novel tw o channel passive infrared PIR movement sensing system comprising a RPY222 interdigitated sensor and pattern recognition signal processing circuitry.


    OCR Scan     		PDF RPY222 RPW100/KRX10. RPW100 Detector intruder 555 timer construction and components PIR SENSOR stabilization movement sensor pir pir sensors circuit delay timer circuit diagram 555

    Untitled

    Abstract: No abstract text available
    Text: ACTS74MS Semiconductor Radiation Hardened Dual D Flip Flop with Set and Reset January 1996 Features Pinouts Devices QML Qualified in Accordance with MIL-PRFF-38535 Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96713 and Harris’ QM Plan


    OCR Scan     		PDF ACTS74MS MIL-PRFF-38535 MIL-STD-1835 CDIP2-T14, 2240mm 2240mm 05A/cm 110nm

    74LS109

    Abstract: No abstract text available
    Text: LS TTL DN74LS Series DN74LS109 D N 7 4 L S 1 0 9 Dual J-K Positive Edge-Triggered Flip-Flops with Set and Reset P-2 • Description DN 74LS109 contains tw o positive-edge triggered J-K flipflop circuits, each w ith independent clock-CP, J, K, and direct-coupled set and reset input terminals.


    OCR Scan     		PDF DN74LS DN74LS109 74LS109 16-pin Zwit-500 MA161