verilog code for DFT
Abstract: toshiba ASIC analog to digital converter verilog code target FPGA
Text: Potential FPGA-to-Toshiba-ASIC Migration Design Guide System Solutions from Toshiba America Electronic Components, Inc. Systems Application Engineering SAE Jean Chao, Sr. MTS John Ahn, Sr. MTS Behzad Sanii, MTS Director June 2001 Revision 1 Page 1 Prepared by Systems Application Engineering Team
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
000-V
A114-A)
A115-A)
CY54FCT163T
32-mA
12-mA
|
Untitled
Abstract: No abstract text available
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
000-V
A114-A)
A115-A)
CY54FCT163T
32-mA
12-mA
|
A115-A
Abstract: C101 CY54FCT163T CY74FCT163CT CY74FCT163T
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
CY54FCT163T
CY74FCT163CT
000-V
A114trollers
A115-A
C101
CY54FCT163T
CY74FCT163CT
CY74FCT163T
|
Untitled
Abstract: No abstract text available
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
000-V
A114-A)
A115-A)
CY54FCT163T
32-mA
12-mA
|
A115-A
Abstract: C101 CY54FCT163T CY74FCT163CT CY74FCT163T
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
CY54FCT163T
CY74FCT163CT
000-V
A114reproduction
A115-A
C101
CY54FCT163T
CY74FCT163CT
CY74FCT163T
|
Untitled
Abstract: No abstract text available
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
CY54FCT163T
CY74FCT163CT
000-V
|
Untitled
Abstract: No abstract text available
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
000-V
A114-A)
A115-A)
CY54FCT163T
32-mA
12-mA
|
A115-A
Abstract: C101 CY54FCT163T CY74FCT163CT CY74FCT163T
Text: CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS SCCS015A – MAY 1994 – REVISED OCTOBER 2001 D D D D D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC TC Q0 Q1 Q2 Q3 CET PE CY54FCT163T . . . L PACKAGE TOP VIEW P0 P1 NC P2 P3 SR NC VCC TC D SR CP P0 P1 P2 P3
|
Original
|
PDF
|
CY54FCT163T,
CY74FCT163T
SCCS015A
CY54FCT163T
CY74FCT163CT
000-V
A114Amplifiers
A115-A
C101
CY54FCT163T
CY74FCT163CT
CY74FCT163T
|
OD-S524-FCFPC-SM
Abstract: OD-S524-SCFPC-SM STM-16 InGaAs Photodiode 1550nm pin Photodiode preamp IC353
Text: OE HYBRID 2.48832 Gbps Receiver OD-J6888-HA01 OC-48 SR/STM-16 I-16 -1- 21st March 2001 Preliminary - Contents - 1. Product
|
Original
|
PDF
|
OD-J6888-HA01
OC-48
SR/STM-16
OD-S524-FCFPC-SM
OD-S524-SCFPC-SM
STM-16
InGaAs Photodiode 1550nm
pin Photodiode preamp
IC353
|
OD-S524-SC-SM
Abstract: STM-16 OD-J8660-0A01 OD-J8660-HA01 OD-S524-FCPC-SM OD-S524-MUJ-SM
Text: OE HYBRID 2.48832Gbps Transmitter OD-J8660-0A01/HA01 OC-48: SR STM-16: I-16 1 Copyright C 1994-2001 NEC Corporation 11th September 2001 Rev. 0.2, Preliminary - Contents 1. PRODUCT
|
Original
|
PDF
|
48832Gbps
OD-J8660-0A01/HA01
OC-48:
STM-16:
OD-S524-SC-SM
STM-16
OD-J8660-0A01
OD-J8660-HA01
OD-S524-FCPC-SM
OD-S524-MUJ-SM
|
Digital Displays
Abstract: circuit on how to make a simple projector plasma displays Display theory 802.11 USB FPGA-based LCD driver circuit
Text: Perspective Digital Displays Programmable Logic Enables Digital Displays by Mike Nelson An overview of an important emerging market. Sr. Manager, Strategic Solutions Xilinx, Inc. [email protected] DisplaySearch Inc. forecasts that by 2005, digital displays will eclipse conventional
|
Original
|
PDF
|
|
XCV200E Device, FG456 Package
Abstract: XCV300BG432 BG432 PCI33 XCV200 XCV300 XCV400 XCV400E p146 AE-29
Text: Application Note - Virtex-E Virtex-E Package Compatibility Guide This package compatibility guide describes the Virtex-E pin-outs and establishes guidelines for package compatibility between Virtex and Virtex-E devices. by Robert Le, Sr. Applications Engineer,
|
Original
|
PDF
|
XCV200E
FG456
XCV200
XCV300E
BG432
XCV200E Device, FG456 Package
XCV300BG432
PCI33
XCV300
XCV400
XCV400E
p146
AE-29
|
HA01
Abstract: OD-J6860-0A01 OD-J6860-HA01 OD-S524-FCPC-SM OD-S524-MUJ-SM OD-S524-SC-SM OD-S524-MU-SM
Text: OE HYBRID 622.08Mbps Transmitter OD-J6860-0A01/ HA01 OC-12: SR and IR-1 STM-4: I-4 and S-4.1 1 Copyright C 1994-2001 NEC Corporation 11 t h September, 2001 Rev.6 - Contents 1. PRODUCT
|
Original
|
PDF
|
08Mbps
OD-J6860-0A01/
OC-12:
HA01
OD-J6860-0A01
OD-J6860-HA01
OD-S524-FCPC-SM
OD-S524-MUJ-SM
OD-S524-SC-SM
OD-S524-MU-SM
|
|
OD-J6500-0B01
Abstract: OD-J6500-HB01 OD-J6502-0B01 OD-J6502-HB01 OD-S524-FCPC-SM OD-S524-MUJ-SM OD-S524-SC-SM j6500 HB01 resistor
Text: OE HYBRID 155.52Mbps Transmitter OD-J6500-0B01/HB01 OD-J6502-0B01/HB01 OC-3: SR, IR-1 and LR-1 STM-1: I-1, S-1.1 and L-1.1 1 Copyright C 1994-2001 NEC Corporation 11 t h September, 2001 Rev.8 - Contents 1. PRODUCT NUMBER . 3
|
Original
|
PDF
|
52Mbps
OD-J6500-0B01/HB01
OD-J6502-0B01/HB01
OD-J6500-0B01
OD-J6500-HB01
OD-J6502-0B01
OD-J6502-HB01
OD-S524-FCPC-SM
OD-S524-MUJ-SM
OD-S524-SC-SM
j6500
HB01 resistor
|
CDP1852
Abstract: 307SD
Text: G E SO L I D ST AT E 17E D • 3Ô7S0Ô1 002S117 T ■ High-Reliabillly CMOS LSI CDP1852/3, CDP1852C/3 "T 5Z^3'53> . c s i/ G I — ^ 24 — v D0 MODE — 2 23 - SR/SR 2 2 — D I7 010 — 3
|
OCR Scan
|
PDF
|
002S117
CDP1852/3,
CDP1852C/3
CDP1800-series
CDP1852
307SD
|
Data Vision P135
Abstract: P104t ZP033 stk 014 transistor 4287 AB p083r DATA VISION P123 I-CUBE P2-16C P000-P007
Text: * » S B I-Cube IQX Family Data Sheet Features Description • SR A M -b a sed , in-system pro gram m ab le • S w itc h M atrix - • The IQ X fa m ily of SR A M - b a sed bit-oriented sw itch in g devices is m an u factu red u sing a 0.6ym C M O S process. These d evices offer clock speed of
|
OCR Scan
|
PDF
|
15cation
D-ll-014
Data Vision P135
P104t
ZP033
stk 014
transistor 4287 AB
p083r
DATA VISION P123
I-CUBE
P2-16C
P000-P007
|
Truth Table 74194
Abstract: IC 74194 pin diagram 74194 ic pin diagram
Text: -File Number 1668 TechnicalData CD54/74HC194 CD54/74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register 00 01 D O O I— 02 — 02 03 — •03 T yp e Features: D 8L D SR-
|
OCR Scan
|
PDF
|
CD54/74HC194
CD54/74HCT194
54/74HC194
CD54/74HCT194
flip-50
S4/74HCT
S4/74HC
54/74H
584IOHI
54/74HC
Truth Table 74194
IC 74194 pin diagram
74194 ic pin diagram
|
Ic 9148
Abstract: le 9148 38-00338-A vim 838 FCT2373T FCT573T
Text: CY54/74FCT2373T CY54/74FCT2573T sr CYPRESS 8-Bit Latches • Fully compatible with TTL input and output logic levels • Sink current 12 mA Com’l , 12 mA (Mil) Source current 15 mA (Com’l), 12 mA (Mil) Features • Function and pinout compatible with
|
OCR Scan
|
PDF
|
CY54/74FCT2373T
CY54/74FCT2573T
FCT2373T
FCT2573T
CY74FCT2573ATPC
20-Lead
300-Mil)
CY74FCT2573ATQC
150-Mil)
Ic 9148
le 9148
38-00338-A
vim 838
FCT573T
|
Untitled
Abstract: No abstract text available
Text: B U R R -BR O W N VSP2101 sr CCD SIGNAL PROCESSOR For Digital Cameras FEATURES DESCRIPTION • CCD SIGNAL PROCESSING: Correlated Double Sampling Black Level Clamping 0 to +34dB Gain Ranging High SNR: 53dB The VSP2101Y is a complete digital camera IC, pro
|
OCR Scan
|
PDF
|
VSP2101
VSP2101Y
10-bit
27MHz
190mW
160mW
DEM-VSP2101Y
SP2101
|
EP1800
Abstract: N5C180-90 48-MACROCELL 5C180 74HC N5C180 N5C180-70 N5C180-75 TN5C180-75 DL056
Text: in t e i 5C180 48-MACROCELL CMOS PLD High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls Low Power; 100 ju,W Typical Standby Dissipation
|
OCR Scan
|
PDF
|
48-MACROCELL
EP1800
N5C180-90
5C180
74HC
N5C180
N5C180-70
N5C180-75
TN5C180-75
DL056
|
EP1800
Abstract: N5C180-75 N5C180-70 N5C180-90 48-MACROCELL 5C180 74HC N5C180 TN5C180-75 Tic 4148
Text: in t e i 5C180 48-MACROCELL CMOS PLD High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls Low Power; 100 ju,W Typical Standby Dissipation
|
OCR Scan
|
PDF
|
48-MACROCELL
EP1800
N5C180-75
N5C180-70
N5C180-90
5C180
74HC
N5C180
TN5C180-75
Tic 4148
|
fp6102
Abstract: FP6101 EP610-30 equivalent EP610-30 FP610 EP610 TI EP610 SSI IC adder L-72 EP610-35
Text: EP610 EPLD J Features J J J J J General Description Programm able clock option for independent clocking of all registers Macrocells in d ivid u ally programmable as D, T, JK , or SR flip-flops, or for combinatorial operation Extensive third-party software and programm ing support
|
OCR Scan
|
PDF
|
EP610
16-macrocell
EP610A,
EP610T,
EP630
24-pin
28-pin
fp6102
FP6101
EP610-30 equivalent
EP610-30
FP610
TI EP610
SSI IC adder
L-72
EP610-35
|
EP1800 LOGIC DIAGRAM
Abstract: N5C180-90
Text: in tg l 5C180 48-MACROCELL CMOS PLD • High-Performance LSI Semicustom Logic Alternative for TTL and 74HC SSI and MSI Logic ■ Programmable Registers. Can Be Configured as D, T, SR or JK Types with Individual Reset Controls ■ 48 Macrocells with Programmable I/O
|
OCR Scan
|
PDF
|
5C180
48-MACROCELL
68-Pin
EP1800 LOGIC DIAGRAM
N5C180-90
|