IEEE-1596
Abstract: E5430 R161 022 BAV99ZXCT LC1210 AD9734 AD9735 AD9736 AVDD33 esd p3
Text: 10-/12-/14-Bit, 1200 MSPS DACS AD9734/AD9735/AD9736 FEATURES FUNCTIONAL BLOCK DIAGRAM RESET A reduced-specification LVDS interface is utilized to achieve the high sample rate. The output current can be programmed over a range of 8.66 mA to 31.66 mA. The AD973x family is
|
Original
|
10-/12-/14-Bit,
AD9734/AD9735/AD9736
AD973x
160-lead
10-BIT
BC-160-1
IEEE-1596
E5430
R161 022
BAV99ZXCT
LC1210
AD9734
AD9735
AD9736
AVDD33
esd p3
|
PDF
|
PLL-02
Abstract: ANTENNA directv direcTV viterbi MN88413 Viterbi Decoder, QPSK diseqc 1.0 MN187
Text: Digital Broadcast Reception LSI MN88413 Channel Decoder LSI for Digital Satellite Broadcast Reception • Overview The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast reception on a single chip.
|
Original
|
MN88413
MN88413
PLL-02
ANTENNA directv
direcTV viterbi
Viterbi Decoder, QPSK
diseqc 1.0
MN187
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 10-/12-/14-Bit, 1200 MSPS DACS AD9734/AD9735/AD9736 FUNCTIONAL BLOCK DIAGRAM FEATURES RESET A reduced-specification LVDS interface is utilized to achieve the high sample rate. The output current can be programmed over a range of 8.66 mA to 31.66 mA. The AD973x family is
|
Original
|
10-/12-/14-Bit,
AD9734/AD9735/AD9736
AD973x
160-lead
10-BIT
BC-160-1
|
PDF
|
AH25-P
Abstract: g33 bsd Fusion-MPT Message Passing Interface Specification Fusion-MPT Message Passing Interface Specification doorbell GND01
Text: TECHNICAL MANUAL LSI53C1035 PCI-X to Ultra320 SCSI RAID Controller November 2003 Version 2.0 DB14-000224-01 This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties
|
Original
|
LSI53C1035
Ultra320
DB14-000224-01
DB14-000224-01,
AH25-P
g33 bsd
Fusion-MPT Message Passing Interface Specification
Fusion-MPT Message Passing Interface Specification doorbell
GND01
|
PDF
|
RC06 series
Abstract: 3315 HALL bc 339 CC0603 OV J 0.250 X 0.125 T 22 WHT LC1210 micro sd spi mode motorola semiconductor chips data book 1976 AD9734 AD9735
Text: 10-, 12-, 14-Bit, 1200 MSPS DACS AD9734/AD9735/AD9736 FEATURES FUNCTIONAL BLOCK DIAGRAM RESET DACCLK– DACCLK+ IRQ S1 S2 S3 DATACLK_OUT+ DATACLK_OUT– C1 CONTROLLER SPI C2 C3 LVDS DRIVER SDI SDO CSB SCLK C3 CLOCK DISTRIBUTION DATACLK_IN+ DATACLK_IN– DB[13:0]+
|
Original
|
14-Bit,
AD9734/AD9735/AD9736
10-BIT
AD9736:
160-Lead
RC06 series
3315 HALL
bc 339
CC0603 OV
J 0.250 X 0.125 T 22 WHT
LC1210
micro sd spi mode
motorola semiconductor chips data book 1976
AD9734
AD9735
|
PDF
|
Viterbi Decoder, QPSK
Abstract: MN88413 dvb circuit diagram pll02 lnb control satellite decoder circuit diagram PLL-02
Text: Digital Broadcast Reception LSI MN88413 Channel Decoder LSI for Digital Satellite Broadcast Reception • Overview The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast reception on a single chip.
|
Original
|
MN88413
MN88413
Viterbi Decoder, QPSK
dvb circuit diagram
pll02
lnb control
satellite decoder circuit diagram
PLL-02
|
PDF
|
PLXSL00S13
Abstract: SCONN20 DNP CAPACITOR 82576 PL-XSL-00-S13 82575 AC12 AC13 AC22 AA23
Text: 8 7 6 5 4 3 2 1 D D 82576 REFERENCE DESIGN SERDES/FIBER/SFP C C REVISION HISTORY B B 0.1 ORIGINAL VERSION 1.0 UPDATED BASED ON THE LATEST PRODUCT REQUIREMENTS. 2.0 RELEASED VERSION 2.1 UPDATED NC-SI NOTE PAGE INDEX A 1 2 3 4 5 6 7 8 - TITLE PAGE FUNCTIONAL BLOCK DIAGRAM
|
Original
|
470PF
SCONN20
PLXSL00S13
DNP CAPACITOR
82576
PL-XSL-00-S13
82575
AC12
AC13
AC22
AA23
|
PDF
|
PLL-02
Abstract: Viterbi Decoder, QPSK MN88413 dvb circuit diagram dvb power supply circuit diagram ANTENNA directv MN1870 PLL02
Text: Digital Broadcast Reception LSI MN88413 Channel Decoder LSI for Digital Satellite Broadcast Reception • Overview ■ Features ue pl d in an c se ed lud pl vi an m m es si tf ed ain ai fo ol t n l ht low disc dis ena ten low tp in o co n an in :// g nt n ce c g
|
Original
|
MN88413
MN88413
PLL-02
Viterbi Decoder, QPSK
dvb circuit diagram
dvb power supply circuit diagram
ANTENNA directv
MN1870
PLL02
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TECHNICAL MANUAL LSI53C1010R PCI to Dual Channel Ultra160 SCSI Multifunction Controller Version 2.0 November 2000 S14053 This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties
|
Original
|
LSI53C1010R
Ultra160
S14053
DB14-000153-02,
LSI53C1010R
Ultra160
Multi458666
D-33181
D-85540
|
PDF
|
PLL-02
Abstract: MN1870
Text: Digital Broadcast Reception LSI MN88413 Channel Decoder LSI for Digital Satellite Broadcast Reception • Overview M Di ain sc te on na tin nc ue e/ d The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast
|
Original
|
MN88413
MN88413
PLL-02
MN1870
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Digital Broadcast Reception LSI MN88413 Channel Decoder LSI for Digital Satellite Broadcast Reception • Overview M Di ain sc te on na tin nc ue e/ d The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast
|
Original
|
MN88413
MN88413
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TECHNICAL MANUAL LSI53C1000R PCI to Ultra160 SCSI Controller Version 2.0 November 2000 S14052 This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.
|
Original
|
LSI53C1000R
Ultra160
S14052
DB14-000152-02,
LSI53C1000R
Ultra160
D-33181
D-85540
|
PDF
|
Viterbi Decoder, QPSK
Abstract: PLL-02 satellite decoder circuit diagram 1.2 ghz tuner PLL02 DiSEqC 1.0 QPSK Demodulator Tuner I2C program MN88413 MN884
Text: Digital Broadcast Reception LSI MN88413 Channel Decoder LSI for Digital Satellite Broadcast Reception • Overview The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast reception on a single chip.
|
Original
|
MN88413
MN88413
2-cha100-P-1818B
AN8921SB
MN1870877
QFP100-P-1818B
85max.
Viterbi Decoder, QPSK
PLL-02
satellite decoder circuit diagram
1.2 ghz tuner
PLL02
DiSEqC 1.0
QPSK Demodulator
Tuner I2C program
MN884
|
PDF
|