Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    X5906 Search Results

    SF Impression Pixel

    X5906 Price and Stock

    Maxim Integrated Products MAX5906UEE-

    IC HOT SWAP CTRLR PCI EXP 16QSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MAX5906UEE- Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    MAX5906UEE- Tube 100
    • 1 -
    • 10 -
    • 100 $7.1953
    • 1000 $7.1953
    • 10000 $7.1953
    		Buy Now

    Rochester Electronics LLC MAX5906UEE-

    MAX5906 LOW-VOLTAGE, DUAL HOT-SW
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MAX5906UEE- Bulk 46
    • 1 -
    • 10 -
    • 100 $6.53
    • 1000 $6.53
    • 10000 $6.53
    		Buy Now

    Rochester Electronics LLC MAX5906EEE-

    MAX5906 LOW-VOLTAGE, DUAL HOT-SW
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MAX5906EEE- Bulk 45
    • 1 -
    • 10 -
    • 100 $6.75
    • 1000 $6.75
    • 10000 $6.75
    		Buy Now

    Maxim Integrated Products MAX5906EEE-

    IC HOT-SWAP CTRLR DUAL 16QSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MAX5906EEE- Tube 100
    • 1 -
    • 10 -
    • 100 $7.4015
    • 1000 $7.4015
    • 10000 $7.4015
    		Buy Now
    MAX5906EEE- Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Maxim Integrated Products MAX5906EEE-T

    IC HOT SWAP CTRLR PCI EXP 16QSOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MAX5906EEE-T Reel 2,500
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $6.075
    		Buy Now
    Find more X5906 price and stock on Findchips.com

    X5906 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XC9500

    Abstract: XC95108 GSR 10,8
    Text: 1 XC95108 In-System Programmable CPLD  December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins


    Original     		PDF XC95108 36V18 84-Pin 100-Pin 160-Pin XC95108 PQ100 TQ100 PQ160 XC9500 GSR 10,8

    XC9572

    Abstract: XC9572 Family PC84 PQ100 XC9500 xc9572 tq100
    Text: 1 XC9572 In-System Programmable CPLD  December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 72 macrocells with 1,600 usable gates Up to 72 user I/O pins


    Original     		PDF XC9572 36V18 44-Pin 84-Pin 100-Pin XC9572 PQ100 TQ100 XC9572 Family PC84 PQ100 XC9500 xc9572 tq100

    XC9572XL

    Abstract: xc9572xl pin PC44 XC9500XL XC9572 XC9572XL-10 XC9572XL-5 XC9572XL-7 VQ64 TQFP 100 footprint
    Text:  XC9572XL High Performance CPLD September 28, 1998 Version 1.0 Preliminary Product Specification Features Power Estimation • • • • Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output


    Original     		PDF XC9572XL XC9500XL comprise48-Pin 64-Pin TQ100 100-Pin -40oC XC9572XL xc9572xl pin PC44 XC9572 XC9572XL-10 XC9572XL-5 XC9572XL-7 VQ64 TQFP 100 footprint

    471 E25

    Abstract: PQ160 XC9500 XC95216
    Text: XC95216 In-System Programmable CPLD  October 28, 1997 Version 2.0 3* Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC95216 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize


    Original     		PDF XC95216 36V18 PQ160 160-Pin HQ208 208-Pin BG352 471 E25 XC9500

    471 E25

    Abstract: XC95216 Family 134-174 PQ160 XC9500 XC95216
    Text: 1 XC95216 In-System Programmable CPLD  August 21, 2001 Version 3.1 1 0* Product Specification Features Power Management • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 216 macrocells with 4800 usable gates Up to 166 user I/O pins


    Original     		PDF XC95216 36V18 PQ160 160-Pin HQ208 208-Pin BG352 352-Pin XC95216 PQ160 471 E25 XC95216 Family 134-174 XC9500

    XC9536

    Abstract: XC9536-6 XC9536-7 XC9500 XC9536-10 XC9536-15 XC9536-5 xc9536 44 pin vqfp
    Text: 9 1 XC9536 In-System Programmable CPLD  December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    Original     		PDF XC9536 36V18 XC9536 XC9536-6 XC9536-7 XC9500 XC9536-10 XC9536-15 XC9536-5 xc9536 44 pin vqfp

    XC9572

    Abstract: PC84 PQ100 XC9500
    Text: 1 XC9572 In-System Programmable CPLD  December 4, 1998 Version 3.0 1 1* Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 125 MHz • • • 72 macrocells with 1,600 usable gates Up to 72 user I/O pins


    Original     		PDF XC9572 36V18 44-Pin 84-Pin 100-Pin XC9572 PQ100 TQ100 PC84 PQ100 XC9500

    XC95144XL

    Abstract: XC9500XL XC95144 L1318 G1148
    Text:  XC95144XL High Performance CPLD November 13, 1998 Version 1.2 Preliminary Product Specification Features Power Estimation • • • • Power dissipation in CPLDs can very substantially depending on the system frequency, design application, and output


    Original     		PDF XC95144XL XC9500XL 144-Pin -40oC XC95144XL TQ100 TQ144 CS144 XC95144 L1318 G1148

    XC9536

    Abstract: xc9536 44 pin PC44 XC9536-10 XC9536-15 XC9536-5 XC9536-7 36V18 X5952
    Text:  XC9536 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power


    Original     		PDF XC9536 36V18 44-Pin X5952 PQ100 XC9536 TQ100 xc9536 44 pin PC44 XC9536-10 XC9536-15 XC9536-5 XC9536-7 X5952

    PQ160

    Abstract: XC9500 XC95216
    Text: 1 XC95216 In-System Programmable CPLD  August 21, 2001 Version 3.1 1 0* Product Specification Features Power Management • • 10 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 216 macrocells with 4800 usable gates Up to 166 user I/O pins


    Original     		PDF XC95216 36V18 PQ160 160-Pin HQ208 208-Pin BG352 352-Pin XC95216 PQ160 XC9500

    v19 423

    Abstract: V19 312 TQ144 XC9500XL XC95288 XC95288XL w17 88
    Text: 1 XC95288XL High Performance CPLD R June 7, 1999 Version 1.2 5* Preliminary Product Specification Features Power Estimation • • • • Power dissipation in CPLDs can vary substantially depending on the system frequency, design application and output


    Original     		PDF XC95288XL XC9500XL -40oC XC95288XL TQ144 PQ208 BG256 CS280 v19 423 V19 312 TQ144 XC95288 w17 88

    XC9500

    Abstract: XC9536 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7
    Text: 9 XC9536 In-System Programmable CPLD  June 3, 1998 Version 3.0 3* Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power


    Original     		PDF XC9536 44-Pin 48-Pin XC9536 XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7

    9536

    Abstract: XC9500 XC9536 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7
    Text: 9 1 XC9536 In-System Programmable CPLD  December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins


    Original     		PDF XC9536 36V18 XC9536 9536 XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7

    A7 SMD TRANSISTOR

    Abstract: fnd 503 7-segment 4013 FLIP FLOP APPLICATION DIAGRAMS SMD fuse P110 HP 1003 WA transistor SMD making code GC 1736DPC verilog code for 32 BIT ALU implementation xilinx xc95108 jtag cable Schematic RCL TOKO data
    Text: Data Book The Programmable Logic Data Book Success made simple Click anywhere on this page to continue 9/96 On behalf of the employees of Xilinx, our sales representatives, our distributors, and our manufacturing partners, welcome to our 1996 Data Book, and thank you for your interest in


    Original     		PDF

    TQ100

    Abstract: XC9500 XC95144
    Text: 1 XC95144 In-System Programmable CPLD December 4, 1998 Version 4.0 1 1* Features • • 7.5 ns pin-to-pin logic delays on all pins fCNT to 111 MHz • • • 144 macrocells with 3,200 usable gates Up to 133 user I/O pins 5 V in-system programmable - Endurance of 10,000 program/erase cycles


    Original     		PDF XC95144 36V18 PQ100 100-Pin TQ100 PQ160 160-Pin XC95144 PQ100 XC9500

    Untitled

    Abstract: No abstract text available
    Text: flX IU N X XC9536 In-System Programmable CPLD October 29, 1997 Version 2.0 Product Specification Features Power Management 5 ns pin-to-pin logic delays on all pins • • • • • • • • • • • • • fcNT to MHz 36 macrocells with 800 usable gates


    OCR Scan     		PDF XC9536 36V18 44-Pin XC9536

    XC95288

    Abstract: No abstract text available
    Text: flXIUNX XC95288 In-System Programmable CPLD December 4, 1998 Version 3.0 Product Specification Features Power Management • • 15 ns pin-to-pin logic delays on all pins fcN T 95 MHz • • • 288 macrocells with 6,400 usable gates Up to 192 user I/O pins


    OCR Scan     		PDF XC95288 36V18 HQ208 208-Pin BG352 352-Pin

    XC95144-10

    Abstract: No abstract text available
    Text: HXILINX XC95144 In-System Programmable CPLD N o ve m b e r 21, 1997 V ersion 3.0 Preliminary Product Specification Features Operating current for each design can be approximated for specific operating conditions using the following equation: • • •


    OCR Scan     		PDF XC95144 PQ100 100-Pin TQ100 PQ160 160-Pin XC95144-10

    xc9536 44 pin vqfp

    Abstract: No abstract text available
    Text: £ XILINX XC9536 In-System Programmable CPLD June 3 ,1 9 9 8 Version 3.0 Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by config­ uring macrocells to standard or low-power modes of opera­


    OCR Scan     		PDF XC9536 36V18 16-bit X5919 xc9536 44 pin vqfp

    Untitled

    Abstract: No abstract text available
    Text: HXILINX XC95108 In-System Programmable CPLD December 4, 1998 Version 3.0 Product Specification Features Power Management • • 7.5 ns pin-to-pin logic delays on all pins fcN T 125 MHz • • • 108 macrocells with 2400 usable gates Up to 108 user I/O pins


    OCR Scan     		PDF XC95108 36V18 PQ100 TQ100 PQ160 84-Pin 100-Pin 160-Pin PQ100

    JEDEC MS-026 BED

    Abstract: footprint jedec MS-026 TQFP 144 100-PIN TQFP XILINX DIMENSION
    Text: H XILIN X XC95144XL High Performance CPLD S e p te m b e r 28, 1 9 9 8 V e rs io n 1.0 Preliminary Product Specification Features Power E stim ation • • • • Power dissipation in CPLDs can vary substantially depend­ ing on the system frequency, design application, and output


    OCR Scan     		PDF XC95144XL XC9500XL JEDEC MS-026 BED footprint jedec MS-026 TQFP 144 100-PIN TQFP XILINX DIMENSION

    Untitled

    Abstract: No abstract text available
    Text: HXILINX XC9536 In-System Programmable CPLD Novem ber 2, 1998 Version 4.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • ^CNT to 100 MHz • • • 36 m acrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 S-026-AC S-086-AC -026-A

    Untitled

    Abstract: No abstract text available
    Text: flX IU N X XC9536 In-System Programmable CPLD November 10, 1997 Version 2.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT to MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins


    OCR Scan     		PDF XC9536 36V18 44-Pin XC9536

    Untitled

    Abstract: No abstract text available
    Text: flXIUNX XC9572 In-System Programmable CPLD October 28, 1997 Version 2.0 Product Specification Features Operating current for each design can be approximated for specific operating conditions using the following equation: • 7.5 ns pin-to-pin logic delays on all pins


    OCR Scan     		PDF XC9572 36V18 PQ100 TQ100 44-Pin 84-Pin 100-Pin XC9572