Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC2S50 Search Results

    SF Impression Pixel

    XC2S50 Price and Stock

    AMD XC2S50-5TQG144C

    IC FPGA 92 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S50-5TQG144C Tray 14,006 1
    • 1 $36.74
    • 10 $36.74
    • 100 $36.74
    • 1000 $36.74
    • 10000 $36.74
    		Buy Now

    AMD XC2S50-5TQG144I

    IC FPGA 92 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S50-5TQG144I Tray 5,969 1
    • 1 $42.26
    • 10 $42.26
    • 100 $42.26
    • 1000 $42.26
    • 10000 $42.26
    		Buy Now

    AMD XC2S50-5PQ208I

    IC FPGA 140 I/O 208QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S50-5PQ208I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XC2S50-5TQ144C

    IC FPGA 92 I/O 144TQFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S50-5TQ144C Tray 60
    • 1 -
    • 10 -
    • 100 $54.04
    • 1000 $54.04
    • 10000 $54.04
    		Buy Now

    AMD XC2S50-6PQ208C

    IC FPGA 140 I/O 208QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XC2S50-6PQ208C Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more XC2S50 price and stock on Findchips.com

    XC2S50 Datasheets (81)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XC2S50 Xilinx Spartan-II 2.5V FPGA Family Original PDF
    XC2S50-5FG256C Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S50-5FG256C Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5FG256I Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5FG256I Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S50-5FG256Q Xilinx Spartan-II 2.5V FPGA - Automotive IQ Product Family: Introduction and Ordering Original PDF
    XC2S50-5FG456Q Xilinx Spartan-II 2.5V FPGA - Automotive IQ Product Family: Introduction and Ordering Original PDF
    XC2S50-5FGG256C Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5FGG256I Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5PQ208C Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5PQ208C Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S50-5PQ208I Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5PQ208I Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S50-5PQ208Q Xilinx Spartan-II 2.5V FPGA - Automotive IQ Product Family: Introduction and Ordering Original PDF
    XC2S50-5PQG208C Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5PQG208I Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5TQ144C Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5TQ144C Xilinx Spartan-II 2.5V field programmable gate array. Original PDF
    XC2S50-5TQ144I Xilinx 50000 SYSTEM GATE 2.5 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN Original PDF
    XC2S50-5TQ144I Xilinx Spartan-II 2.5V field programmable gate array. Original PDF

    XC2S50 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    lt1174

    Abstract: SPARTAN XC2S50 verilog code ccd lt1174 c AD8036 EL4331 XC2S50 XRD9818 XRD9818ACG XRD9836
    Text: xr XRD9818EVAL EVALUATION SYSTEM USER MANUAL REV. 1.0.0 XRD9818EVAL Evaluation System User Manual 1 xr XRD9818EVAL EVALUATION SYSTEM USER MANUAL REV. 1.0.0 1.0 FEATURES • XRD9818 28-pin TSSOP • FPGA - Xilinx Spartan II XC2S50 • In-System PROM XC18V01


    Original     		PDF XRD9818EVAL XRD9818 28-pin XC2S50 XC18V01 25-pin EL4331) AD8036) lt1174 SPARTAN XC2S50 verilog code ccd lt1174 c AD8036 EL4331 XC2S50 XRD9818ACG XRD9836

    bga 1296

    Abstract: XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25
    Text: XILINX FPGA PACKAGE OPTIONS AND USER I/O Pins Body Size I/O’s 88 120 200 264 432 528 624 720 912 1104 1296 176 176 284 316 404 512 660 724 804 804 804 404 556 XC2S200 XC2S150 XC2S100 XC2S50 XC2S30 Spartan-II 2.5V XC2S15 XC2S300E XC2S200E XC2S150E XC2S100E


    Original     		PDF XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 XC2V250 XC2V500 XCV100E bga 1296 XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25

    XC17S200APD8C

    Abstract: SPARTAN XC2S50 XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S150E XC2S200 XC2S30
    Text: Spartan-II/Spartan-IIE Family of One-Time Programmable Configuration PROMs R DS078 v1.5 November 15, 2001 5 Advance Product Specification Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for


    Original     		PDF DS078 20-pin 44-pin XC17S200APD8C SPARTAN XC2S50 XC17S00A XC2S100 XC2S100E XC2S15 XC2S150 XC2S150E XC2S200 XC2S30

    xc2s300e pinouts

    Abstract: LP1-D12 L43P xc2s300e l36n xc2s50e L26N L28N XC2S200E L18P
    Text: Spartan-IIE 1.8V FPGA Family: Pinout Tables R DS077-4 v1.0 November 15, 2001 Preliminary Product Specification Pin Definitions Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock buffers. These pins


    Original     		PDF DS077-4 thT11 DS001-1, DS001-2, DS001-3, DS001-4, xc2s300e pinouts LP1-D12 L43P xc2s300e l36n xc2s50e L26N L28N XC2S200E L18P

    DS001-3

    Abstract: SPARTAN XC2S50 sr 100/25 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S50
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.4 August 28, 2001 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		PDF DS001-3 DS001-1, DS001-2, DS001-3, DS001-4, DS001-3 SPARTAN XC2S50 sr 100/25 PCI33 XC2S100 XC2S15 XC2S150 XC2S200 XC2S30 XC2S50

    SPARTAN XC2S50

    Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A
    Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed


    Original     		PDF XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A

    TsoP 20 Package XILINX

    Abstract: xl marking 17s10l xc17s30xlvo8c XC17S20PD8C SPARTAN XC2S50 xilinx 8 pin dip XCS05 XCS05XL XCS10XL
    Text: X-Ref Target - Figure 0 R Spartan/XL Family One-Time Programmable Configuration PROMs XC17S00/XL DS030 (v1.12) June 20, 2008 Product Specification Features • Configuration one-time programmable (OTP) read-only memory designed to store configuration bitstreams for


    Original     		PDF XC17S00/XL) DS030 20-pin TsoP 20 Package XILINX xl marking 17s10l xc17s30xlvo8c XC17S20PD8C SPARTAN XC2S50 xilinx 8 pin dip XCS05 XCS05XL XCS10XL

    qfn 3x3 tray dimension

    Abstract: XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga
    Text: Device Package User Guide [Guide Subtitle] [optional] UG112 v3.5 November 6, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG112 UG072, UG075, XAPP427, qfn 3x3 tray dimension XCDAISY BFG95 XC5VLX330T-1FF1738I pcb footprint FS48, and FSG48 WS609 jedec so8 Wire bond gap XC3S400AN-4FG400I FFG676 XC4VLX25 cmos 668 fcbga

    SPARTAN XC2S50

    Abstract: SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15
    Text: Robust Feature Set • Flexible on-chip memory Distributed and Block Memory • 4 Digital Delay Lock Loops per device Efficient chip level/ board level clock management • Select I/O Technology Interface to all major bus standards HSTL, GTL, SSTL, etc…


    Original     		PDF PQ208 FG256 FG456 SPARTAN XC2S50 SPARTAN-II SPARTAN-II xc2s100 pq208 CS144 FG256 PQ208 TQ144 VQ100 XC2S100 XC2S15

    SPARTAN-II xc2s200 pq208 block diagram

    Abstract: fpga frame buffer vhdl examples
    Text: Spartan-II 2.5V FPGA Family: Functional Description R DS001-2 v2.0 September 18, 2000 Preliminary Product Specification Architectural Description Spartan-II Array The Spartan-II user-programmable gate array, shown in Figure 1, is composed of five major configurable elements:


    Original     		PDF DS001-2 DS001-1, DS001-2, DS001-3, DS001-4, SPARTAN-II xc2s200 pq208 block diagram fpga frame buffer vhdl examples

    Xilinx lcd display controller design

    Abstract: CS4343 FL_CE_N FL_CE_N code XC2S50 driver XC1801 perceptual audio KM29U64000T RC32364 IDT bn marking diagram
    Text: 03 1*  $ 1H[W 1H[ W *HQHU HQHUDWLRQ &RQVX &RQVXP VXPHU 3ODWI DWIRUP 1RWHV $SSOLFD OLFDWLRQ 1RWH $1 ,QWU ,QWURGXFWLRQ This application note illustrates the use of Spartan FPGA and an IDT RC32364 RISC ontroller CPU in a handheld consumer electronics platform. Specifically the target application is an MP3 audio player with


    Original     		PDF RC32364 SED1743 160-bit SED1758 CS4343 MAX1108 USBN9602 MT48LC1M16A1 KM29U64000T Xilinx lcd display controller design FL_CE_N FL_CE_N code XC2S50 driver XC1801 perceptual audio IDT bn marking diagram

    XC2S30 PIN OUT

    Abstract: xc2s50
    Text: Spartan-II 2.5V FPGA Family: DC and Switching Characteristics R DS001-3 v2.2 January 19, 2001 Preliminary Product Specification Definition of Terms In this document, some specifications may be designated as Advance or Preliminary. These terms are defined as follows:


    Original     		PDF DS001-3 XC2S50 XC2S100. DS001-1, DS001-2, DS001-3, DS001-4, XC2S30 PIN OUT

    Untitled

    Abstract: No abstract text available
    Text: Spartan-IIE 1.8V FPGA Automotive IQ Product Family: Introduction and Ordering R DS106-1 v1.5 July 16, 2003 Advance Product Specification Introduction The Spartan -IIE 1.8V Field-Programmable Gate Array family gives users high performance, abundant logic


    Original     		PDF DS106-1 bS400-E XC2S600-E FG676 FG676â

    3014 LED

    Abstract: SPARTAN XC2S50 XAPP176 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30
    Text: Application Note: Spartan-II and Spartan-IIE Families Configuration and Readback of Spartan-II and Spartan-IIE FPGAs Using Boundary Scan R XAPP188 v2.2 June 24, 2005 Summary This application note demonstrates using a Boundary-Scan (JTAG) interface to configure and


    Original     		PDF XAPP188 XAPP176: XAPP176 org/cspress/catalog/st01096 3014 LED SPARTAN XC2S50 XAPP188 XC2S100 XC2S100E XC2S15 XC2S150 XC2S200 XC2S30

    SRL16E

    Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM
    Text: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: [email protected] URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com


    Original     		PDF XIP2004 SRL16E SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM

    8250 uart block diagram

    Abstract: 8250 uart block diagram UART using VHDL fifo generator xilinx spartan synchronous fifo design in verilog XILINX FIFO UART asynchronous fifo vhdl xilinx fifo design in verilog MC8250 xilinx fifo 9.3
    Text: MC-XIL-UART Asynchronous Communications Core May 20, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core 0HPHF&RUH Documentation Design File Formats Verification TM Product Line 9980 Huennekens Street San Diego, CA 92121


    Original     		PDF

    z80 microprocessor

    Abstract: z80 vhdl z80 microprocessor family Z80PIO z80-pio daisy chain verilog XC2V50-5 CZ80CPU CZ80PIO Z80CPU
    Text: CZ80PIO Peripheral Device February 12, 2002 Product Specification AllianceCORE Facts CAST, Inc. 11 Stonewall Court Woodcliff Lakes, New Jersey 07677 USA Phone: +1-201-391-8300 Fax: +1-201-391-8694 E-Mail: [email protected] URL: www.cast-inc.com Features


    Original     		PDF CZ80PIO z80 microprocessor z80 vhdl z80 microprocessor family Z80PIO z80-pio daisy chain verilog XC2V50-5 CZ80CPU Z80CPU

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — Spartan-II 2.5V FPGA Automotive IQ Product Family: Introduction and Ordering R DS105-1 v2.0 August 9, 2013 Product Specification Introduction The Spartan -II 2.5V Field-Programmable Gate Array (FPGA) Automotive IQ product family gives users high performance, abundant logic resources, and a rich feature set.


    Original     		PDF DS105-1 FG456 456-ball XC2S200 XC2S100 XC2S150: VQ100 XCN11010.

    Untitled

    Abstract: No abstract text available
    Text: — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — Spartan-IIE FPGA Family Data Sheet R DS077 August 9, 2013 Product Specification This document includes all four modules of the Spartan -IIE FPGA data sheet. Module 1: Introduction and Ordering Information


    Original     		PDF DS077 DS077-1 DS077-3 DS077-2 XC2S400E XC2S600E FG676. FT256 XC2S50E XCN12026.

    p181 g8

    Abstract: 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140
    Text: Spartan-II 2.5V FPGA Family: Pinout Tables R DS001-4 v2.4 April 30, 2001 Preliminary Product Specification Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, GCK2, GCK3 No Input Clock input pins that connect to Global Clock Buffers. These pins become


    Original     		PDF DS001-4 tha00 XC2S50 DS001-1, DS001-2, DS001-3, DS001-4, p181 g8 105 p180 g8 707 p181 g5209 p115 SPARTAN XC2S50 SPARTAN-II xc2s200 pq208 tms 374 transistor be p88 P140

    BGA and QFP Package

    Abstract: spartan 2 XC2S50E FTG256 XC2S100E XC2S150E XC2S200E XC2S300E resistor 56k DS077
    Text: 05 Spartan-IIE 1.8V FPGA Family: Introduction and Ordering Information R DS077-1 v2.2 July 28, 2004 Introduction Product Specification • The Spartan -IIE 1.8V Field-Programmable Gate Array family gives users high performance, abundant logic resources, and a rich feature set, all at an exceptionally low


    Original     		PDF DS077-1 DS077-3, DS077-4, XC2S400E XC2S600E. XC2S150E XC2S50E BGA and QFP Package spartan 2 XC2S50E FTG256 XC2S100E XC2S200E XC2S300E resistor 56k DS077

    T3D 43 diode

    Abstract: T3D 53 diode T2D 78 T3D 67 diode t3d 62 diode T3D 68 diode T2D 81 diode 78 t2d T2D 83 diode t2d t3d
    Text: 5 4 3 2 1 J15 ttip0 tring0 rtip0 rring0 1 2 3 4 HEADER 4 U1B D D S0 RCLK0 RPOS0 RNEG0 ttip0 C1 1 2 3 4 8 7 6 5 HEADER 4X2 CODES0 RCLK0 RPOS0 RNEG0 W8 W9 Y8 V9 U9 W10 TCLK0 TPOS0 TNEG0 TTIP0 TRING0 RTIP0 RCLK0 RPOS0 RNEG0 RRING0 T1A T10 V10 Y9 0.68uf tring0


    Original     		PDF TGND15 TGND14 TGND13 TGND12 TGND11 TGND10 TVDD15 TVDD14 TVDD13 TVDD12 T3D 43 diode T3D 53 diode T2D 78 T3D 67 diode t3d 62 diode T3D 68 diode T2D 81 diode 78 t2d T2D 83 diode t2d t3d

    LM3874-Adj

    Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746
    Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源 管理解決方案 . . 3-19 適用於 FPGA 的高速 接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23


    Original     		PDF OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746

    17S30

    Abstract: 17S10L 17s10 17s20 XC17S20PD8I XC17S20PD8C 17S05 DS030 XCS05XL XCS10
    Text: Spartan Family of One-Time Programmable Configuration PROMs XC17S00 R DS030 (v1.6) September 14, 2000 5 Introduction Product Specification Spartan PROM Features Spartan The family of PROMs provide an easy-to-use, cost-effective method for storing Spartan device configuration bitstreams.


    Original     		PDF XC17S00) DS030 XC17S200XL XC2S200. 17S30 17S10L 17s10 17s20 XC17S20PD8I XC17S20PD8C 17S05 DS030 XCS05XL XCS10