XC2V40 Search Results

XC2V40 Price and Stock

Filter by Manufacturer


AMD XC2V40-5FG256I IC FPGA 88 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V40-5FG256I	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V40-4FG256I IC FPGA 88 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V40-4FG256I	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V40-4FGG256I IC FPGA 88 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V40-4FGG256I	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V40-5FGG256C IC FPGA 88 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V40-5FGG256C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
AMD XC2V40-4FGG256C IC FPGA 88 I/O 256FBGA
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	XC2V40-4FGG256C	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now

Find more XC2V40 price and stock on Findchips.com

XC2V40 Datasheets (157)

Part	Manufacturer	Description	Datasheet Type	PDF
XC2V40	Xilinx	(XC2Vxxx) Virtex-II Platform FPGAs: Complete Data Sheet	Original	PDF
XC2V40	Xilinx	Field-Programmable Gate Arrays	Original	PDF
XC2V4000	Xilinx	(XC2Vxxx) Virtex-II Platform FPGAs: Complete Data Sheet	Original	PDF
XC2V4000	Xilinx		Original	PDF
XC2V4000-4BF957C	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V4000-4BF957C	Xilinx	4000000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF
XC2V4000-4BF957I	Xilinx	4000000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF
XC2V4000-4BF957I	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V4000-4BF957I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 684 I/O 957FCBGA	Original	PDF
XC2V4000-4BFG957C	Xilinx	XC2V4000-4BFG957C	Original	PDF
XC2V4000-4BFG957I	Xilinx	XC2V4000-4BFG957I	Original	PDF
XC2V4000-4BFG957I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 684 I/O 957FCBGA	Original	PDF
XC2V4000-4FF1152C	Xilinx	4000000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF
XC2V4000-4FF1152C	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF

XC2V4000-4FF1152I	Xilinx	4000000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF
XC2V4000-4FF1152I	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V4000-4FF1152I	Xilinx	Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 824 I/O 1152FCBGA	Original	PDF
XC2V4000-4FF1517C	Xilinx	4000000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF
XC2V4000-4FF1517C	Xilinx	Virtex-II 1.5V field programmable gate array.	Original	PDF
XC2V4000-4FF1517I	Xilinx	4000000 SYSTEM GATE 1.5 VOLT FPGA	Original	PDF

...

XC2V40 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
xc2v1000 Abstract: XC2V40 Text: New Products Development Kits Insight Electronics Offers Two Virtex-II Development Boards Supporting either an XC2V40 or an XC2V1000 Virtex-II FPGA, these development kits allow designers to experiment with or implement many of the new features and technologies found	Original	XC2V40 XC2V1000	PDF
K103-K Abstract: 684 k 100 XC2V80 XC2V8000 XC2V40 XC2V1500 XC2V2000 XC2V4000 XC2V10000 Text: Xilinx FPGAs Virtexª, Virtex-II, Virtex-E and Virtex-EM FPGAs Continued Virtex-II Family (Continued) FPGA Package Options and User I/O FG IOBs XC2V40 XC2V80 XC2V250 XC2V500 XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 XC2V10000 896 Ñ	Original	XC2V40 XC2V80 XC2V250 XC2V500 XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 K103-K 684 k 100 XC2V8000 XC2V10000	PDF
Xilinx usb cable Schematic Abstract: avnet XC2V6000-4FF1152C ADS-XLX-V2-DEV4000 x2v4000 XC2V6000-ff1152 Xilinx jtag cable Schematic X2V1500 ADS-002905 xilinx vhdl rs232 code Text: datasheet Xilinx Virtex -II Development Kit Features • • • • • • • • Description Large Xilinx Virtex-II FPGA XC2V1500-FF896- 1.5 Million System Gates XC2V4000-FF1152- 4 Million System Gates XC2V6000-FF1152- 6 Million System Gates Configuration	Original	XC2V1500-FF896- XC2V4000-FF1152- XC2V6000-FF1152- XCCACEMxx-BG388I 32/64-bit RS232 140-pin XC2V4000 XC2V6000 ADS-002905 Xilinx usb cable Schematic avnet XC2V6000-4FF1152C ADS-XLX-V2-DEV4000 x2v4000 XC2V6000-ff1152 Xilinx jtag cable Schematic X2V1500 ADS-002905 xilinx vhdl rs232 code	PDF
Z123 Diode Abstract: YX8019 YU15 ZU244 ZL251 YL162 YU176 QTH-090-02 ZL238 zl231 Text: Versatile/LT-XC2V4000+ Logic Tile User Guide Copyright 2002-2007. All rights reserved. ARM DUI 0186E Versatile/LT-XC2V4000+ User Guide Copyright © 2002-2007. All rights reserved. Release Information Date Issue Confidentiality Change November 2002 A Non-Confidential	Original	Versatile/LT-XC2V4000+ 0186E ICS525 Z123 Diode YX8019 YU15 ZU244 ZL251 YL162 YU176 QTH-090-02 ZL238 zl231	PDF
LVDSEXT-25 Abstract: 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25 Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-2 v1.9 November 29, 2001 Advance Product Specification Detailed Description Input/Output Blocks (IOBs) Table 1: Supported Single-Ended I/O Standards Virtex-II I/O blocks (IOBs) are provided in groups of two or	Original	DS031-2 LVCMOS33 LVCMOS25 DS031-1, DS031-3, DS031-4, DS031-2, LVDSEXT-25 16x1D LVPECL33 16X1S LVDS-25 LVDS-33 LVDSEXT25 LVDCI18 LVDCI25 LVDS25	PDF
SPARTAN XC2S50 Abstract: 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 18V00 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A Text: Xilinx Configuration PROMs XC18V00, XC17V00, XC17S00 FPGA Configuration PROMs 180V00 PROM Family Based on the Xilinx state-of-the-art ISP PROM architecture and manu- • PROM-triggered FPGA reconfiguration via JTAG factured on an advanced 0.35m • Up to 264 MHz configuration speed	Original	XC18V00, XC17V00, XC17S00 180V00 18V00 256Kb 44-pin 20-pin SPARTAN XC2S50 18V02 xilinx 8 pin dip Xilinx XC2V500 XILINX SPARTAN XC2S50 18V512 SPARTAN 6 Configuration FPGA Virtex 6 pin configuration 17S00A	PDF
BLVDS-25 Abstract: LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000 Text: Xilinx Virtex-II Series FPGAs and RocketPHY Physical Layer Transceivers Transceiver Blocks 992 88 120 200 264 432 528 624 720 912 1104 1108 Chip Scale Packages CS – wire-bond chip-scale BGA (0.8 mm ball spacing) 144 8 88 92 FF896 92 8 FF1152 BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)	Original	FF896 FF1152 FF11486 10Gbps BLVDS-25 LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000	PDF
SRL16E Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM Text: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: [email protected] URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com	Original	XIP2004 SRL16E SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM	PDF
DES Encryption Abstract: XC2V1000 XC2V3000 XC2V40 XC2V6000 wp1550 configuration bits Text: White Paper: Virtex-II Family R WP155 v1.1 April 22, 2002 Triple DES Encryption in Selected Virtex-II Devices This white paper describes Triple DES Encryption for the Virtex -II devices listed in the following table: Device Engineering Sample (ES) (JTAG IDCODE Version	Original	WP155 XC2V40 XC2V1000 XC2V3000 XC2V6000 DES Encryption XC2V1000 XC2V3000 XC2V40 XC2V6000 wp1550 configuration bits	PDF
Untitled Abstract: No abstract text available Text: R DS087 v2.1 March 10, 2003 System ACE MPM Solution Preliminary Product Specification Summary • • • • • • • System-level, high capacity, preconfigured solution for Virtex Series FPGAs, Virtex-II Series Platform FPGAs, and Spartan™ FPGAs	Original	DS087 XCCACEM16-BG388I XCCACEM32-BG388I XCCACEM64-BG388I 388-pin XCCACEM16BG388I XCCACEM32BG388I XCCACEM64BG388I	PDF
XC2V1000 Pin-out Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-1 v1.7 October 2, 2001 Advance Product Specification Summary of Virtex -II Features • Industry First Platform FPGA Solution • IP-Immersion Architecture - Densities from 40K to 8M system gates	Original	DS031-1 18-Kbit 18-bige. XC2V1500 FG676 FF1152, FF1517, BF957 DS031-3, DS031-1, XC2V1000 Pin-out Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500	PDF
LM3874-Adj Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746 Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源管理解決方案 . . 3-19 適用於 FPGA 的高速接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23	Original	OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746	PDF
datasheet transistor said horizontal tt 2222 Abstract: interface of rs232 to UART in VHDL xc9500 80C31 instruction set apple ipad schematic drawing 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic apple ipad Apple iPad 2 panasonic inverter dv 700 manual TT 2222 Horizontal Output Transistor pins out Text: Virtex-II Platform FPGA User Guide UG002 v2.2 5 November 2007 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the	Original	UG002 datasheet transistor said horizontal tt 2222 interface of rs232 to UART in VHDL xc9500 80C31 instruction set apple ipad schematic drawing 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic apple ipad Apple iPad 2 panasonic inverter dv 700 manual TT 2222 Horizontal Output Transistor pins out	PDF
XAPP416 Abstract: RAMB16s RAMB16 XC2V40 DOB10 DOB20 Text: Application Note: Virtex-II Family R XAPP416 v1.0 August 7, 2002 Using an RPM Grid Macro to Control Block RAM-to-FF Timing Author: Bret Wade Summary This application note describes an alternative method for specifying Relatively Placed Macros (RPMs) using a new grid system called the "RPM Grid". This grid system can be used in the	Original	XAPP416 700ns 686ns 646ns 659ns 668ns XAPP416 RAMB16s RAMB16 XC2V40 DOB10 DOB20	PDF

LM3874-Adj Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400 Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25	Original	O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400	PDF
12x12 bga thermal resistance Abstract: XC2V6000-ff1152 xc2v3000fg XC2V3000-FG676 smd transistor J6 pin XC2V3000-BG728 XC2V80 IO-L93N UG002 Printed Circuit Boards PCB Text: R Chapter 4 PCB Design Considerations 1 Summary This chapter covers the following topics: • • • • • • • • • • 2 Pinout Information Pinout Diagrams Package Specifications 3 Flip-Chip Packages Thermal Data Printed Circuit Board Considerations	Original	UG002 CS144: FG256, FG456, FG676: FF896, FF115XC2V40 CS144 XC2V40 FG256 12x12 bga thermal resistance XC2V6000-ff1152 xc2v3000fg XC2V3000-FG676 smd transistor J6 pin XC2V3000-BG728 XC2V80 IO-L93N UG002 Printed Circuit Boards PCB	PDF
xilinx vhdl code for floating point square root Abstract: multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR Text: R Using the CORE Generator System Introduction This section on the Xilinx CORE Generator System and the Xilinx Intellectual Property IP Core offerings is provided as an overview of products that facilitate the Virtex-II design process. For more detailed and complete information, consult the CORE Generator	Original	XC2V1000-4 UG002 xilinx vhdl code for floating point square root multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR	PDF
vhdl code for DCM Abstract: vhdl code direct digital synthesizer digital clock verilog code Text: R Using Global Clock Networks Introduction Virtex-II devices support very high frequency designs and thus require low-skew advanced clock distribution. With device density up to 10 million system gates, numerous global clocks are necessary in most designs. Therefore, to provide a uniform and portable	Original	XC2V40 XC2V8000 UG002 vhdl code for DCM vhdl code direct digital synthesizer digital clock verilog code	PDF
design of 18 x 16 barrel shifter Abstract: "Single-Port RAM" design of barrel shifter 18 x 16 advantages of multipliers XC2V40 Text: DataSource CD-ROM Q4-01: techXclusives Leftover Multipliers and Block RAM techXclusives Using Leftover Multipliers and Block RAM in Your Design By Peter Alfke Director, Applications Engineering Virtex -II offers many multipliers and block RAMs, four each in the	Original	Q4-01: XC2V40, XC2V1000, 18-bit 10-bit design of 18 x 16 barrel shifter "Single-Port RAM" design of barrel shifter 18 x 16 advantages of multipliers XC2V40	PDF
fft processor Abstract: XC2V6000 XC2V10000 PATHFINDER-2 Text: Success Story Design Win Two Virtex-II FPGAs Deliver Fastest, Cheapest, Best High-Performance Image Processing System by Tom Dillon Dillon Engineering not only exceeded their client’s performance specifications, but they also delivered the solution under budget	Original	XC2V10000 fft processor XC2V6000 PATHFINDER-2	PDF
BG5751 Abstract: No abstract text available Text: R Using Single-Ended SelectI/O Resources Summary The Virtex-II FPGA series includes a highly configurable, high-performance single-ended SelectI/O resource that supports a wide variety of I/O standards. The SelectI/O resource includes a robust set of features, including programmable control of output drive strength,	Original	UG002 BG5751	PDF
PC44 Abstract: SO20 VQ44 XC17V00 XC18V00 XC2VP20 XC2VP30 XC2VP40 Text: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v5.0 April 5, 2004 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for	Original	XC18V00 DS026 XC18V04 XC18V02, XC18V01 XC18V512, PC44 SO20 VQ44 XC17V00 XC2VP20 XC2VP30 XC2VP40	PDF
Z-44 MOSFET Abstract: mosfet z-44 mosfet Z-44 datasheet VHDL audio codec yu 153 PL110 z-44 C-15 Mictor pinout CT926 Future scope of UART using Verilog Text: Integrator /IM-LT3 Interface Module User Guide Copyright 2005, 2006 ARM Limited. All rights reserved. ARM DUI 0216B Integrator/IM-LT3 User Guide Copyright © 2005, 2006 ARM Limited. All rights reserved. Release Information Description Issue Confidentiality	Original	0216B Z-44 MOSFET mosfet z-44 mosfet Z-44 datasheet VHDL audio codec yu 153 PL110 z-44 C-15 Mictor pinout CT926 Future scope of UART using Verilog	PDF
wireless encrypt Abstract: BF957 Text: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031 v1.1 December 6, 2000 Advance Product Specification Summary of Virtex -II Features • • Industry First Platform FPGA solution IP-Immersion architecture - Densities from 40K to 10M system gates	Original	DS031 18-Kbit wireless encrypt BF957	PDF

Privacy Settings

XC2V40 Search Results

XC2V40 Price and Stock

AMD XC2V40-5FG256I

AMD XC2V40-4FG256I

AMD XC2V40-4FGG256I

AMD XC2V40-5FGG256C

AMD XC2V40-4FGG256C

XC2V40 Datasheets (157)

XC2V40 Datasheets Context Search

xc2v1000

K103-K

Xilinx usb cable Schematic

Z123 Diode

LVDSEXT-25

SPARTAN XC2S50

BLVDS-25

SRL16E

DES Encryption

Untitled

XC2V1000 Pin-out

LM3874-Adj

datasheet transistor said horizontal tt 2222

XAPP416

LM3874-Adj

12x12 bga thermal resistance

xilinx vhdl code for floating point square root

vhdl code for DCM

design of 18 x 16 barrel shifter

fft processor

BG5751

PC44

Z-44 MOSFET

wireless encrypt