XC9536
Abstract: XC9536-6 XC9536-7 XC9500 XC9536-10 XC9536-15 XC9536-5 xc9536 44 pin vqfp
Text: 9 1 XC9536 In-System Programmable CPLD December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins
|
Original
|
PDF
|
XC9536
36V18
XC9536
XC9536-6
XC9536-7
XC9500
XC9536-10
XC9536-15
XC9536-5
xc9536 44 pin vqfp
|
XC9536-10PC44C
Abstract: No abstract text available
Text: XC9536 In-System Programmable CPLD R DS064 v6.0 June 18, 2003 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC9536
DS064
36V18
XC9536-10PC44C
|
9536
Abstract: XC9500 XC9536 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7
Text: 9 1 XC9536 In-System Programmable CPLD December 4, 1998 Version 5.0 1 1* Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins
|
Original
|
PDF
|
XC9536
36V18
XC9536
9536
XC9500
XC9536-10
XC9536-15
XC9536-5
XC9536-6
XC9536-7
|
XC9536
Abstract: xc9536 44 pin PC44 XC9536-10 XC9536-15 XC9536-5 XC9536-7 36V18 X5952
Text: XC9536 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power
|
Original
|
PDF
|
XC9536
36V18
44-Pin
X5952
PQ100
XC9536
TQ100
xc9536 44 pin
PC44
XC9536-10
XC9536-15
XC9536-5
XC9536-7
X5952
|
XC9536-7
Abstract: XC9500 XC9536 XC9536-10 XC9536-15 XC9536-5
Text: XC9536 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • fCNT to 100 MHz • 36 macrocells with 800 usable gates • Up to 34 user I/O pins • 5 V in-system programmable (ISP)
|
Original
|
PDF
|
XC9536
36V18
44-Pin
XC9536
XC9536F
XC9536-7
XC9500
XC9536-10
XC9536-15
XC9536-5
|
XC9500
Abstract: XC9536 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7
Text: 9 XC9536 In-System Programmable CPLD June 3, 1998 Version 3.0 3* Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by configuring macrocells to standard or low-power modes of operation. Unused macrocells are turned off to minimize power
|
Original
|
PDF
|
XC9536
44-Pin
48-Pin
XC9536
XC9500
XC9536-10
XC9536-15
XC9536-5
XC9536-6
XC9536-7
|
XAPP078
Abstract: xilinx xc9536 Schematic Abel code for johnson counter application johnson counter LM2940 LM2940CT-5 xilinx vhdl code for 555 timer TLC555 XC9500 XC9536
Text: XAPP078 April, 1997 Version 1.0 XC9536 ISP Demo Board Application Note Summary The demo board described in this application note is a tool for demonstrating the In-System Programming (ISP) capabilities of the XC9500 CPLD family. Xilinx Family XC9500
|
Original
|
PDF
|
XAPP078
XC9536
XC9500
XC9500
xilinx xc9536 Schematic
Abel code for johnson counter
application johnson counter
LM2940
LM2940CT-5
xilinx vhdl code for 555 timer
TLC555
|
xilinx xc9536 Schematic
Abstract: Xilinx jtag cable pcb Schematic Abel code for johnson counter xilinx vhdl code for 555 timer XC9536 vhdl code for 555 XAPP XC9536 PIN CONNECTION code voltage regulator vhdl LM2940CT-5
Text: XAPP 078 March, 1997 Version 1.0 XC9536 ISP Demo Board Application Note Summary The demo board described in this application note is a tool for demonstrating the In-System Programming (ISP) capabilities of the XC9500 CPLD family. Xilinx Family XC9500
|
Original
|
PDF
|
XC9536
XC9500
XC9500
xilinx xc9536 Schematic
Xilinx jtag cable pcb Schematic
Abel code for johnson counter
xilinx vhdl code for 555 timer
vhdl code for 555
XAPP
XC9536 PIN CONNECTION
code voltage regulator vhdl
LM2940CT-5
|
XC9536
Abstract: XC9536-10PC44C XC9500 XC9536-10 XC9536-15PC44C XC9536-5 XC9536-6 XC9536-7 xc9536 44 pin vqfp
Text: Datum 980916 PRODUKTINFORMATION HÄMTFAX 08-580 941 14 FAX ON DEMAND +46 8 580 941 14 INTERNET http://www.elfa.se TEKNISK INFORMATION 020-75 80 20 ORDERTEL 020-75 80 00 ORDERFAX 020-75 80 10 TECHNICAL INFORMATION +46 8 580 941 15 ORDERPHONE +46 8 580 941 01 ORDERFAX +46 8 580 941 11
|
Original
|
PDF
|
XC9536-10PC44C
XC9536-15PC44C
XC9536
XC9536
XC9500
XC9536-10
XC9536-5
XC9536-6
XC9536-7
xc9536 44 pin vqfp
|
XC9536
Abstract: XC9500 XC9536-10 XC9536-15 XC9536-5 XC9536-6 XC9536-7 95xxx xc9536 44 pin vqfp XC9536-10PC44
Text: XC9536 In-System Programmable CPLD R DS064 v6.1 August 21, 2003 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC9536
DS064
36V18
XC9500
XC9536-10
XC9536-15
XC9536-5
XC9536-6
XC9536-7
95xxx
xc9536 44 pin vqfp
XC9536-10PC44
|
xc9536
Abstract: xc9536-7vq44 95xxx XC9536-7VQ44I xc9536-15vq44i XC9536-15VQ44C
Text: XC9536 In-System Programmable CPLD R DS064 v6.2 April 15, 2005 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC9536
DS064
36V18
xc9536-7vq44
95xxx
XC9536-7VQ44I
xc9536-15vq44i
XC9536-15VQ44C
|
xc9536
Abstract: xc9536 vqg44 XC9536-15VQG44I XC9536-5PCG44C XC9536-15PCG44C XC9536-15VQG44C XC9536-7PCG44I XC9536-10VQ44C XC9536-10VQG44C xc9536-7pc44c
Text: XC9536 In-System Programmable CPLD R DS064 v6.3 April 3, 2006 5 Product Specification Features Description • • 5 ns pin-to-pin logic delays on all pins fCNT to 100 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5V in-system programmable
|
Original
|
PDF
|
XC9536
DS064
36V18
xc9536 vqg44
XC9536-15VQG44I
XC9536-5PCG44C
XC9536-15PCG44C
XC9536-15VQG44C
XC9536-7PCG44I
XC9536-10VQ44C
XC9536-10VQG44C
xc9536-7pc44c
|
xc9572-44 pin
Abstract: xc9536 44 pin vqfp XC9536 36V18 TQ100 VQ44 XC9500 XC9536-15VQ44Q XC9572 XC9572-15TQ100Q
Text: k XC9500 In-System Programmable CPLD Automotive IQ Family R DS120-1 v1.2 October 18, 2004 Features • System frequency up to 55 MHz • Guaranteed to meet full electrical specifications over TA = –40 to +125°C • 5V in-system programmable - Endurance of 10,000 program/erase cycles
|
Original
|
PDF
|
XC9500
DS120-1
36V18
XC9536-15VQ44Q
44-pin
XC9572-15TQ100Q
TQ100
100-pin
xc9572-44 pin
xc9536 44 pin vqfp
XC9536
TQ100
VQ44
XC9536-15VQ44Q
XC9572
XC9572-15TQ100Q
|
Untitled
Abstract: No abstract text available
Text: XC9536 In-System Programmable CPLD K X I L I N X June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fQisiy to 125 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins
|
OCR Scan
|
PDF
|
XC9536
36V18
DDD72b2
44-Pin
TT4175T
|
|
Untitled
Abstract: No abstract text available
Text: flXIU N X XC9536 In-System Programmable CPLD December 4, 1998 Version 5.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • fcN T • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins 5 V in-system programmable (ISP)
|
OCR Scan
|
PDF
|
XC9536
36V18
44-Pin
48-Pin
|
Untitled
Abstract: No abstract text available
Text: HXILINX XC9536 In-System Programmable CPLD January, 1997 Version 1.0 Preliminary Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT ^ MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins
|
OCR Scan
|
PDF
|
XC9536
36V18
programmabl536
44-Pin
XC9536
XC9536F
|
Untitled
Abstract: No abstract text available
Text: HXILINX XC9536 In-System Programmable CPLD November 10, 1997 Version 2.0 Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by config uring macrocells to standard or low-power modes of opera
|
OCR Scan
|
PDF
|
XC9536
36V18
44-Pin
XC9536
|
Untitled
Abstract: No abstract text available
Text: £ XILINX XC9536 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fcNT "^25 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins
|
OCR Scan
|
PDF
|
XC9536
36V18
00073bb
44-Pin
00073b?
|
GTS FC-618A
Abstract: No abstract text available
Text: flX IU N X XC9536 In-System Programmable CPL June 3, 1998 Version 3.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT to MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins 5 V in-system programmable (ISP)
|
OCR Scan
|
PDF
|
XC9536
36V18
44-Pin
48-Pin
XC9536
GTS FC-618A
|
xc9536 44 pin vqfp
Abstract: No abstract text available
Text: £ XILINX XC9536 In-System Programmable CPLD June 3 ,1 9 9 8 Version 3.0 Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by config uring macrocells to standard or low-power modes of opera
|
OCR Scan
|
PDF
|
XC9536
36V18
16-bit
X5919
xc9536 44 pin vqfp
|
Untitled
Abstract: No abstract text available
Text: flXIUNX XC9536 In-System Programmable CPLD November 2,1998 Version 4.0 Product Specification Features Power Management • • • • • Power dissipation can be reduced in the XC9536 by config uring macrocells to standard or low-power modes of opera
|
OCR Scan
|
PDF
|
XC9536
36V18
44-Pin
48-Pin
XC9536
|
xc9536
Abstract: No abstract text available
Text: KXILINX XC9536 In-System Programmable CPLD June 1, 1996 Version 1.0 Preliminary Product Specification Features Power Management • • 5 ns pin-to-pin logic delays on all pins fQfsjj to 125 MHz • • • 36 macrocells with 800 usable gates Up to 34 user I/O pins
|
OCR Scan
|
PDF
|
XC9536
36V18
44-Pin
|
Untitled
Abstract: No abstract text available
Text: flX IU N X XC9536 In-System Programmable CPLD November 10, 1997 Version 2.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • • • • fcNT to MHz 36 macrocells with 800 usable gates Up to 34 user I/O pins
|
OCR Scan
|
PDF
|
XC9536
36V18
44-Pin
XC9536
|
Untitled
Abstract: No abstract text available
Text: HXILINX XC9536 In-System Programmable CPLD Novem ber 2, 1998 Version 4.0 Product Specification Features Power Management • 5 ns pin-to-pin logic delays on all pins • ^CNT to 100 MHz • • • 36 m acrocells with 800 usable gates Up to 34 user I/O pins
|
OCR Scan
|
PDF
|
XC9536
36V18
S-026-AC
S-086-AC
-026-A
|