Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XILINX LTE Search Results

    XILINX LTE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    VERSALDEMO1Z Renesas Electronics Corporation Xilinx Versal ACAP Demonstration Board Visit Renesas Electronics Corporation
    RA7297- Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7302- Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7297-AE Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc
    RA7302-AE Coilcraft Inc LTE choke, ferrite core, 5% tol, SMT, RoHS, halogen-free Visit Coilcraft Inc

    XILINX LTE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    traffic light c language

    Abstract: 4 BIT ADDER ABEL behavioral code of carry save adder XAPP075 updown counter XC9500 8 bit adder 4 bit parallel adder
    Text: Application Note: XC9500 R Using ABEL with Xilinx CPLDs XAPP075 v1.1 August 11, 2000 Summary This application note provides a basic overview of the ABEL language and gives examples showing how to use ABEL to fully utilize the specific features of Xilinx CPLDs.


    Original     		PDF XC9500 XAPP075 XC9500 traffic light c language 4 BIT ADDER ABEL behavioral code of carry save adder XAPP075 updown counter 8 bit adder 4 bit parallel adder

    traffic light c language

    Abstract: behavioral code of carry save adder 32 bit carry select adder code 4 BIT ADDER ABEL updown counter XAPP075 XC7300 XC9500 design counter traffic light
    Text:  Using ABEL with Xilinx CPLDs XAPP075 January, 1997 Version 1.0 Application Note Summary This application note provides a basic overview of the ABEL language and gives examples showing how to use ABEL to fully utilize the specific features of Xilinx CPLDs.


    Original     		PDF XAPP075 XC9500, XC7300 XC7300 XC9500 traffic light c language behavioral code of carry save adder 32 bit carry select adder code 4 BIT ADDER ABEL updown counter XC9500 design counter traffic light

    traffic light c language

    Abstract: design counter traffic light 4 BIT ADDER ABEL XC7300 XC9500 carry select adder 16 bit using fast adders 32 bit carry select adder code behavioral code of carry save adder
    Text:  Using ABEL with Xilinx CPLDs XAPP 075 - January, 1997 Version 1.0 Application Note Summary This application note provides a basic overview of the ABEL language and gives examples showing how to use ABEL to fully utilize the specific features of Xilinx CPLDs.


    Original     		PDF XC9500, XC7300 XC7300 XC9500 traffic light c language design counter traffic light 4 BIT ADDER ABEL XC9500 carry select adder 16 bit using fast adders 32 bit carry select adder code behavioral code of carry save adder

    LDPC decoder ip core

    Abstract: 33258 24604 lte turbo encoder LDPC decoder timing 3GPP LTE MIMO Decoder XTP025 223-28 LDPC encoder 1000BASE-X
    Text: 31 IP Release Notes Guide XTP025 v1.8 December 2, 2009 Xilinx Intellectual Property (IP) cores including LogiCORE IP cores are delivered through software updates available from the Xilinx Download Center. The latest versions of IP products have been tested and are delivered with the current IP


    Original     		PDF XTP025 LDPC decoder ip core 33258 24604 lte turbo encoder LDPC decoder timing 3GPP LTE MIMO Decoder XTP025 223-28 LDPC encoder 1000BASE-X

    lte turbo encoder

    Abstract: its 31567 data sheet xilinx lte TURBO decoder XTP025 LDPC encoder decoder ip core LDPC decoder ip core 24604 LTE DL Channel Encoder 25160 dvb-s encoder design with fpga
    Text: 30 IP Release Notes Guide XTP025 v1.6 June 24, 2009 Xilinx Intellectual Property (IP) cores including LogiCORE IP cores are delivered through software updates available from the Xilinx Download Center. The latest versions of IP products have been tested and are delivered with the current IP


    Original     		PDF XTP025 L3/24/08 lte turbo encoder its 31567 data sheet xilinx lte TURBO decoder XTP025 LDPC encoder decoder ip core LDPC decoder ip core 24604 LTE DL Channel Encoder 25160 dvb-s encoder design with fpga

    Untitled

    Abstract: No abstract text available
    Text: The JESD204A interface – The key to broadband wireless system miniaturization December 2010 Bradley Loisel, Maury Wood - NXP Semiconductors Harpinder Matharu - Xilinx Corporation 0.0 Introduction - New and transformative high-speed data converter interface


    Original     		PDF JESD204A org/standards-documents/results/JESD204A.

    Winograd

    Abstract: XR 3403 Winograd DFT algorithm XC6VLX75T DFT radix j 5804 DSP48 XC3SD3400A XC6SLX75T XTP025
    Text: LogiCORE IP Discrete Fourier Transform v3.1 DS615 December 2, 2009 Product Specification Introduction Functional Overview The Xilinx LogiCORE IP Discrete Fourier Transform DFT core meets the requirements for 3GPP Long Term Evolution (LTE) [Ref 1] systems using Virtex -4,


    Original     		PDF DS615 Winograd XR 3403 Winograd DFT algorithm XC6VLX75T DFT radix j 5804 DSP48 XC3SD3400A XC6SLX75T XTP025

    turbo encoder design using xilinx

    Abstract: CRC24 lte turbo encoder LTE DL Channel Encoder lte xilinx turbo convolution encoder CRC lte CRC-24 CRC16 XMP023
    Text: LTE DL Channel Encoder v2.0 XMP023 April 24, 2009 Product Brief Introduction The Xilinx LTE DL Channel Encoder core provides designers with an LTE Downlink Channel Encoding block for the 3GPP TS 36.212 v8.4.0 Multiplexing and channel coding specification.


    Original     		PDF XMP023 16-bit turbo encoder design using xilinx CRC24 lte turbo encoder LTE DL Channel Encoder lte xilinx turbo convolution encoder CRC lte CRC-24 CRC16

    bch verilog code

    Abstract: vhdl code CRC for lte vhdl code lte ds699 xilinx vhdl codes CRC24 vhdl convolution coding redundancy version Xilinx ISE Design Suite LTE DL Channel Encoder
    Text: LogiCORE IP LTE DL Channel Encoder v2.1 XMP023 January 18, 2012 Product Brief Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP LTE DL Channel Encoder core provides designers with an LTE Downlink Channel Encoding block for the 3GPP TS 36.212 v9.0.0


    Original     		PDF XMP023 ZynqTM-7000, bch verilog code vhdl code CRC for lte vhdl code lte ds699 xilinx vhdl codes CRC24 vhdl convolution coding redundancy version Xilinx ISE Design Suite LTE DL Channel Encoder

    Turbo decoder Xilinx

    Abstract: xilinx lte TURBO decoder CRC lte TB lte LTE uplink XMP024 turbo decoder automatic repeat request redundancy version
    Text: LTE UL Channel Decoder v2.0 XMP024 June 24, 2009 Product Brief Introduction The Xilinx LTE UL Channel Decoder core provides designers with an LTE Uplink Channel Decoding block for the 3GPP TS 36.212 v8.5.0 Multiplexing and Channel Coding specification. The following functions are supported by the core:


    Original     		PDF XMP024 Turbo decoder Xilinx xilinx lte TURBO decoder CRC lte TB lte LTE uplink turbo decoder automatic repeat request redundancy version

    xc6slx150t

    Abstract: STR Y 6763 64 point FFT radix-4 VHDL documentation 16 point FFT radix-4 VHDL documentation verilog code for radix-4 complex fast fourier transform radix-2 DIT FFT vhdl program fft matlab code using 8 point DIT butterfly str 1096 XC6VLX75T vhdl code for simple radix-2
    Text: LogiCORE IP Fast Fourier Transform v8.0 DS808 July 25, 2012 Product Specification Introduction LogiCORE IP Facts The Xilinx LogiCORE IP Fast Fourier Transform FFT implements the Cooley-Tukey FFT algorithm, a computationally efficient method for calculating the


    Original     		PDF DS808 xc6slx150t STR Y 6763 64 point FFT radix-4 VHDL documentation 16 point FFT radix-4 VHDL documentation verilog code for radix-4 complex fast fourier transform radix-2 DIT FFT vhdl program fft matlab code using 8 point DIT butterfly str 1096 XC6VLX75T vhdl code for simple radix-2

    str 5653

    Abstract: STR - Z 2757 STR M 6545 16 point FFT radix-4 VHDL documentation radix-2 DIT FFT vhdl program STR G 5653 STR F 5653 xc6slx150t RTL 8376 matlab code for radix-4 fft
    Text: Fast Fourier Transform v7.0 DS260 June 24, 2009 Product Specification Introduction Overview The Xilinx LogiCORE IP Fast Fourier Transform FFT implements the Cooley-Tukey FFT algorithm, a computationally efficient method for calculating the Discrete Fourier Transform (DFT).


    Original     		PDF DS260 str 5653 STR - Z 2757 STR M 6545 16 point FFT radix-4 VHDL documentation radix-2 DIT FFT vhdl program STR G 5653 STR F 5653 xc6slx150t RTL 8376 matlab code for radix-4 fft

    LTE DUC

    Abstract: xilinx XAPP1123 XAPP1123 DSP48E1s amplitude demodulation using xilinx system generator DFE digital front end DPD xilinx logicore core dds fir filter spartan 3 fir compiler v5 0x0000000012
    Text: LogiCORE IP DUC/DDC Compiler v2.0 DS766 October 16, 2012 Product Specification Introduction LogiCORE IP Facts Table The Xilinx LogiCORE IP DUC/DDC Compiler implements high-performance, optimized Digital Upand Down-Converter modules for use in wireless base


    Original     		PDF DS766 ZynqTM-7000 4A2Cx20 LTE DUC xilinx XAPP1123 XAPP1123 DSP48E1s amplitude demodulation using xilinx system generator DFE digital front end DPD xilinx logicore core dds fir filter spartan 3 fir compiler v5 0x0000000012

    lte turbo encoder

    Abstract: AMD64 xilinx lte xilinx TURBO lte xilinx turbo LTE turbo DS701
    Text: LogiCORE IP IP LogiCORE™ 3GPP Turbo Encoder v2.0 3GPPLTE LTE Turbo Bit Accurate C Model Encoder v2.0 User Guide [Guide Subtitle] [optional] UG506 v1.0 September 19, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development


    Original     		PDF UG506 32-bit 64-bit lte turbo encoder AMD64 xilinx lte xilinx TURBO lte xilinx turbo LTE turbo DS701

    zynq axi ethernet software example

    Abstract: XC7Z020 AMBA AXI dma controller designer user guide ZYNQ-7000 Xilinx Z-7020 DDR3L lpddr2 axi compliant ddr3 controller XC7Z100 XC7Z010 xc7z030
    Text: Zynq-7000 All Programmable SoC Overview DS190 v1.3 March 15, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core


    Original     		PDF Zynq-7000 DS190 ZynqTM-7000 zynq axi ethernet software example XC7Z020 AMBA AXI dma controller designer user guide Xilinx Z-7020 DDR3L lpddr2 axi compliant ddr3 controller XC7Z100 XC7Z010 xc7z030

    R_10024

    Abstract: Avateq, NXP and Xilinx join to meet design challenge
    Text: Avateq, NXP and Xilinx join to meet design challenge digital broadcast repeater Rev. 2 — 11 April 2012 White paper Document information Info Content Author s Alex Babakhanov – Director of Marketing, Avateq Corporation; Maury Wood – General Manager, High-Speed Converters, NXP Semiconductors


    Original     		PDF

    UG585

    Abstract: CLG225 ZYNQ-7000 zynq7000
    Text: Zynq-7000 All Programmable SoC Overview DS190 v1.5 September 3, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core


    Original     		PDF Zynq-7000 DS190 UG585 CLG225 zynq7000

    Untitled

    Abstract: No abstract text available
    Text: Zynq-7000 All Programmable SoC Overview DS190 v1.6 December 2, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core


    Original     		PDF Zynq-7000 DS190

    Z-7020

    Abstract: No abstract text available
    Text: Zynq-7000 All Programmable SoC Overview DS190 v1.4 August 6, 2013 Preliminary Product Specification Zynq-7000 All Programmable SoC First Generation Architecture The Zynq -7000 family is based on the Xilinx All Programmable SoC architecture. These products integrate a feature-rich dual-core


    Original     		PDF Zynq-7000 DS190 Z-7020

    LTE antenna design

    Abstract: xilinx lte XMP041 3621-1
    Text: LogiCORE IP LTE RACH Detector v1.0 XMP041 April 19, 2010 Product Brief Introduction Overview 'The Xilinx LTE RACH detector core decodes P-RACH data encoded according to the 3GPP TS 36.211 v9.0 2009-12 Physical Channels and Modulation specification. The LTE RACH detector core provides a RACH detection solution for the 3GPP TS 36.211 v9.0.0 (2009-12)


    Original     		PDF XMP041 LTE antenna design xilinx lte 3621-1

    Turbo decoder Xilinx

    Abstract: Turbo Decoder lte turbo encoder xilinx lte TURBO decoder LTE Turbo decoder XILINX,ISE XMP020 turbo encoder design using xilinx design of lte turbo encoder xilinx TURBO decoder
    Text: 3GPP LTE Turbo Decoder v2.0 XMP020 June 24, 2009 Product Brief Introduction General Description The Turbo Convolution Code TCC decoder core is used in conjunction with a TCC encoder to provide an extremely effective way of transmitting data reliably over noisy data channels. The TCC decoder is designed


    Original     		PDF XMP020 Turbo decoder Xilinx Turbo Decoder lte turbo encoder xilinx lte TURBO decoder LTE Turbo decoder XILINX,ISE turbo encoder design using xilinx design of lte turbo encoder xilinx TURBO decoder

    vhdl code for demultiplexer

    Abstract: RRUS 01 BBU RRU free source code for cdma transceiver using vhdl obsai vhdl code for demultiplexer 8 to 1 using 4 to 1 vhdl code for demultiplexer for 1 to 8 using 1 to 4 vhdl code lte remote rf RRUS
    Text: OBSAI v1.1 DS612 August 8, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE OBSAI core implements an OBSAI RP3 interface supporting RP3-01 at 768 MB, 1.5 Gbps, and 3 Gbps per second using RocketIO™ GTP Transceivers available for Virtex™-5 FPGAs. The OBSAI core


    Original     		PDF DS612 RP3-01 g/getieee802/) vhdl code for demultiplexer RRUS 01 BBU RRU free source code for cdma transceiver using vhdl obsai vhdl code for demultiplexer 8 to 1 using 4 to 1 vhdl code for demultiplexer for 1 to 8 using 1 to 4 vhdl code lte remote rf RRUS

    Untitled

    Abstract: No abstract text available
    Text: Spartan and SpartanXL Families Field Programmable Gate Arrays £ XILINX January 6 , 1999 Version 1.4 Prelim inary Product Specification Introduction • The S partan Series is the first high-volum e production FPGA solution to deliver all the key requirem ents for ASIC


    OCR Scan     		PDF 5M-1994 M0-151-BAL-2

    EXILINX

    Abstract: AB p89 transistor bl p75 P6134 led AB P89 PL03 XC4000 XCS05 ttp112 XCS10
    Text: Spartan and SpartanXL Families Field Programmable Gate Arrays £ XILINX" January 6 , 1999 Version 1.4 Prelim inary Product Specification Introduction • The S partan Series is the first high-volum e production FPGA solution to deliver all the key requirem ents for ASIC


    OCR Scan     		PDF M0-151-BAL-2 EXILINX AB p89 transistor bl p75 P6134 led AB P89 PL03 XC4000 XCS05 ttp112 XCS10