DSAFRAZ004508.pdf by Xilinx

Partial File Text ® XC95108 In-System Programmable CPLD March, 1997 (Version 1.1) Product Specification Features Power Management · 7.5 ns pin-to-pin logic delays on all pins · fCNT to 125 MHz · 10
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSAFRAZ004508.pdf preview

Download Datasheet

User Tagged Keywords