This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
256Mb sTSOPII
DDR SDRAM
Key Features
· Double-data-rate architecture; two data transfers per clock cycle
· Bidirectional data strobe(DQS)
· Four banks operation
· Differential clock inputs(C
