This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Application Note: Virtex-II Series and Spartan-3 Generation FPGAs
R
Data to Clock Phase Alignment
Author: Nick Sawyer
XAPP225 (v1.3) February 18, 2009
Summary
When designing digital syst