Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    305313 Search Results

    SF Impression Pixel

    305313 Price and Stock

    Molex 0732305313

    COAX CBL SMA TO SMA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 0732305313 Bulk 38 1
    • 1 $13.47
    • 10 $10.979
    • 100 $8.9512
    • 1000 $8.12423
    • 10000 $8.12423
    Buy Now
    Sager 0732305313 300
    • 1 -
    • 10 -
    • 100 -
    • 1000 $9.6
    • 10000 $9.6
    Buy Now

    Spartan Power ASS030531320

    VICTRON VE.DIRECT CABLE 10M (1 S
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ASS030531320 Box 1
    • 1 $20.4
    • 10 $20.4
    • 100 $20.4
    • 1000 $20.4
    • 10000 $20.4
    Buy Now

    Fischer Elektronik GmbH & Co KG SL-3-053-13-G

    MALE HEADER 0.635 MM, DIMENSIO
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SL-3-053-13-G Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Fischer Elektronik GmbH & Co KG SL-3-053-13-Z

    MALE HEADER 0.635 MM, DIMENSIO
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SL-3-053-13-Z Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    Fischer Elektronik GmbH & Co KG SL-3-053-13-S

    MALE HEADER 0.635 MM, DIMENSIO
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SL-3-053-13-S Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    305313 Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1568KV18/CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:


    Original
    CY7C1568KV18/CY7C1570KV18 72-Mbit CY7C1568KV18 CY7C1570KV18 PDF

    CY7C1570KV18

    Abstract: No abstract text available
    Text: CY7C1568KV18/CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:


    Original
    CY7C1568KV18/CY7C1570KV18 72-Mbit CY7C1568KV18 CY7C1570KV18 CY7C1570KV18 PDF

    transistor SMD w26

    Abstract: t2d 04 panasonic 74HC595 SMD AA7 smd diode smd diode u1j DIODE SMD b14 smd transistor ab2 SMD H24 smd diode af3 smd w20
    Text: BGA Demo Board with FPGAs for SMII-to-MII Conversion Developer Manual January 2001 As of January 15, 2001, this document replaces the Level One document LXD9782 — BGA Demo Board with FPGAs for SMII-to-MII Conversion. Order Number: 249051-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original
    LXD9782 144QFP EPF10K10ATC144-1 U14-29 20SOP SN74LVTH244ADWR EPF10K30ABC356-1 MPC949FA SG-8200-DC-25 00M-PC transistor SMD w26 t2d 04 panasonic 74HC595 SMD AA7 smd diode smd diode u1j DIODE SMD b14 smd transistor ab2 SMD H24 smd diode af3 smd w20 PDF

    CY7C15632KV18

    Abstract: No abstract text available
    Text: CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions


    Original
    CY7C15632KV18 72-Mbit CY7C15632KV18 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1480V25 72-Mbit 2M x 36/4M x 18/1M x 72 Pipelined Sync SRAM Functional Description[1] Features • • • • • • Supports bus operation up to 250 MHz Available speed grades are 250, 200, and 167 MHz Registered inputs and outputs for pipelined operation


    Original
    CY7C1480V25 72-Mbit 36/4M 18/1M CY7C1480V25/CY7C1482V25/CY7C1486V25 18/1M 209-Ball CY7C1482V25 PDF

    3M Touch Systems

    Abstract: CY7C1570KV18
    Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (8 M x 8, 8 M × 9, 4 M × 18, 2 M × 36)


    Original
    CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1577KV18 CY7C1568KV18 3M Touch Systems CY7C1570KV18 PDF

    Untitled

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 001-44701 Spec Title: CY7C1306CV25, 18-MBIT BURST OF 2 PIPELINED SRAM WITH QDR TM ARCHITECTURE (PRELIMINARY) Sunset Owner: Jayasree Nayar (NJY) Replaced by: NONE PRELIMINARY CY7C1306CV25 18-Mbit Burst of 2 Pipelined SRAM with


    Original
    CY7C1306CV25, 18-MBIT CY7C1306CV25 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:


    Original
    CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1568KV18 PDF

    3M Touch Systems

    Abstract: CY7C1570KV18
    Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (8 M x 8, 8 M × 9, 4 M × 18, 2 M × 36)


    Original
    CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1577KV18 CY7C1568KV18 3M Touch Systems CY7C1570KV18 PDF

    CY7C15632KV18

    Abstract: 3M Touch Systems
    Text: CY7C15632KV18 72-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions


    Original
    CY7C15632KV18 72-Mbit CY7C15632KV18 3M Touch Systems PDF

    CY7C1568KV18

    Abstract: CY7C1570KV18 3M Touch Systems
    Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (8 M x 8, 8 M × 9, 4 M × 18, 2 M × 36)


    Original
    CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1568KV18 CY7C1570KV18 3M Touch Systems PDF

    CY7C15632KV18

    Abstract: 3M Touch Systems
    Text: CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions


    Original
    CY7C15632KV18 72-Mbit CY7C15632KV18 3M Touch Systems PDF

    CY7C15632KV18

    Abstract: No abstract text available
    Text: CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions


    Original
    CY7C15632KV18 72-Mbit CY7C15632KV18 PDF

    305313

    Abstract: No abstract text available
    Text: PRELIMINARY CY7C1308DV25C 9 Mbit DDR I SRAM 4-Word Burst Architecture Functional Description Features n 9 Mbit Density 256 Kbit x 36 n 250 MHz Clock for High Bandwidth n 4-Word Burst to Reduce Address Bus Frequency n Double Data Rate (DDR) Interfaces (data transferred at 500 MHz at 250 MHz)


    Original
    CY7C1308DV25C CY7C1308DV25C 305313 PDF

    3M Touch Systems

    Abstract: No abstract text available
    Text: CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM 2-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations n 72-Mbit density (8M x 8, 8M x 9, 4M x 18, 2M x 36)


    Original
    CY7C1566KV18, CY7C1577KV18 CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1566KV18 CY7C1577KV18 CY7C1568KV18 3M Touch Systems PDF

    Untitled

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 38-05282 Spec Title: �CY7C1480V25 72-MBIT 2M X 36/4M X 18/1M x 72 PIPELINED SYNC SRAM Sunset Owner: Jayasree Nayar (NJY) Replaced by: NONE CY7C1480V25 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM Functional Description[1]


    Original
    CY7C1480V25 72-MBIT 36/4M 18/1M CY7C1480V25 CY7C1480V25/CY7C1482V25/CY7C1486V25 PDF

    CY7C15632KV18

    Abstract: No abstract text available
    Text: CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Configurations Features • Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions


    Original
    CY7C15632KV18 72-Mbit CY7C15632KV18 PDF

    3M Touch Systems

    Abstract: CY7C1570KV18
    Text: CY7C1568KV18, CY7C1570KV18 72-Mbit DDR II+ SRAM Two-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations • 72-Mbit density (4 M x 18, 2 M × 36) With Read Cycle Latency of 2.5 cycles:


    Original
    CY7C1568KV18, CY7C1570KV18 72-Mbit CY7C1568KV18 3M Touch Systems CY7C1570KV18 PDF

    Untitled

    Abstract: No abstract text available
    Text: THIS SPEC IS OBSOLETE Spec No: 001-04310 Spec Title: CY7C1308DV25C, 9-MBIT DDR I SRAM 4WORD BURST ARCHITECTURE PRELIMINARY Sunset Owner: Jayasree Nayar Replaced By: NONE PRELIMINARY CY7C1308DV25C 9-Mbit DDR I SRAM 4-Word Burst Architecture Functional Description


    Original
    CY7C1308DV25C, CY7C1308DV25C PDF

    CY7C15632KV18

    Abstract: 3M Touch Systems
    Text: CY7C15632KV18 72-Mbit QDR II+ SRAM Four-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) Features Configurations Separate Independent Read and Write Data Ports ❐ Supports concurrent transactions


    Original
    CY7C15632KV18 72-Mbit CY7C15632KV18 3M Touch Systems PDF

    CY7C15632KV18

    Abstract: No abstract text available
    Text: CY7C15632KV18 72-Mbit QDR II+ SRAM 4-Word Burst Architecture 2.5 Cycle Read Latency 72-Mbit QDR® II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) Features n Configurations Separate Independent Read and Write Data Ports p Supports concurrent transactions


    Original
    CY7C15632KV18 72-Mbit CY7C15632KV18 PDF