Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    8161E18A Search Results

    8161E18A Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    8161E18A GIGA Synchronous Burst SRAMs, 16Meg, 1M x 18,1.8 V and 2.5 V Original PDF

    8161E18A Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    GS8161E18AT-300

    Abstract: 36AD Boundary Scan JTAG Logic
    Text: Preliminary 8161E18A T/D /GS8161E32A(D)/GS8161E36A(T/D) 100-Pin TQFP & 165-Bump BGA Commercial Temp Industrial Temp 1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs Features • FT pin for user-configurable flow through or pipeline operation • Dual Cycle Deselect (DCD) operation


    Original     		PDF GS8161E18A /GS8161E32A /GS8161E36A 100-Pin 165-Bump 100-lead 8161E18A GS8161ExxA GS8161E18AT-300 36AD Boundary Scan JTAG Logic

    Untitled

    Abstract: No abstract text available
    Text: Revision: 9/26/02 GS8161E18/32/36AD Supplemental Datasheet Information This supplemental information applies to the GS8161E18/36AT datasheet, which you will find attached to this document. This supplement includes a new package offering the 165-bump BGA—Package D , as well as an additional organization (x32, which is


    Original     		PDF GS8161E18/32/36AD GS8161E18/36AT 165-bump BGA--x18 8161E18A

    GS8161E18AT-275

    Abstract: GS8161E18AT-300 A1792
    Text: Preliminary GS8161E18/36AT-300/275/250/225/200 1M x 18, 512K x 36 18Mb Sync Burst SRAMs 100-Pin TQFP Commercial Temp Industrial Temp Features • FT pin for user-configurable flow through or pipeline operation • Single Cycle Deselect SCD operation • IEEE 1149.1 JTAG-compatible Boundary Scan


    Original     		PDF GS8161E18/36AT-300/275/250/225/200 100-Pin 100-lead 10ithout 8161E18A GS8161E18AT-275 GS8161E18AT-300 A1792