Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    AN46982 Search Results

    AN46982 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: PLL Considerations in QDRII/II+/DDRII/II+SRAMs AN46982 Author: Jayasree Nayar Associated Project: No Associated Part Family: CY7C1*KV18,CY7C2*KV18 Software Version: NA Associated Application Notes: None Application Note Abstract AN46982 provides an overview of the Phase Locked Loop PLL and describes its operation in PLL disabled mode in


    Original     		PDF AN46982 AN46982

    Untitled

    Abstract: No abstract text available
    Text: CY7C25442KV18 72-Mbit QDR II+ SRAM Two-Word Burst Architecture 2.0 Cycle Read Latency with ODT 72-Mbit QDR® II+ SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency) with ODT Features • Separate independent read and write data ports ❐ Supports concurrent transactions


    Original     		PDF CY7C25442KV18 72-Mbit 333-MHz