Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    STRATIXV Search Results

    STRATIXV Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    verilog code for interpolation filter

    Abstract: VHDL code for polyphase decimation filter using D 8 tap fir filter verilog vhdl code for 8-bit signed adder 32 bit adder vhdl code verilog code for parallel fir filter 16 bit Array multiplier code in VERILOG verilog code for decimation filter systolic multiplier and adder vhdl code
    Text: AN639: Inferring Stratix V DSP Blocks for FIR Filtering Applications AN-639-1.0 Application Note This application note describes how to craft your RTL code to control the Quartus II software-inferred configuration of variable precision digital signal processing DSP


    Original     		PDF AN639: AN-639-1 27-bit verilog code for interpolation filter VHDL code for polyphase decimation filter using D 8 tap fir filter verilog vhdl code for 8-bit signed adder 32 bit adder vhdl code verilog code for parallel fir filter 16 bit Array multiplier code in VERILOG verilog code for decimation filter systolic multiplier and adder vhdl code

    Untitled

    Abstract: No abstract text available
    Text: AN 522: Implementing Bus LVDS Interface in Supported Altera Device Families AN-522-2.2 Application Note This application note describes how to implement the Bus LVDS BLVDS interface in the supported Altera device families for high-performance multipoint


    Original     		PDF AN-522-2

    Untitled

    Abstract: No abstract text available
    Text: AN 307: Altera Design Flow for Xilinx Users AN-307-7.0 Application Note Introduction Designing for Altera Field Programmable Gate Array devices FPGAs is very similar, in concept and practice, to designing for Xilinx FPGAs. In most cases, you can simply import your register transfer level (RTL) into Altera’s Quartus® II software


    Original     		PDF AN-307-7

    silicon transistor manual

    Abstract: MAX7000S EPF10K10LC84-3 MAX7000 8B10B FLEX10K MAX7000B processor atom gx 6101 d max3000A
    Text: Quartus II Settings File Manual 101 Innovation Drive San Jose, CA 95134 www.altera.com MNL-Q21005-7.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF MNL-Q21005-7 silicon transistor manual MAX7000S EPF10K10LC84-3 MAX7000 8B10B FLEX10K MAX7000B processor atom gx 6101 d max3000A

    28HP

    Abstract: pcie gen3 10GBASE-KR class 10 up board Datasheet 2012 CPRI Multi Rate datasheets of optical fpgas germanium power devices corporation germanium small signal power devices corporation pcie X1 edge connector pcie X8
    Text: Introducing Innovations at 28 nm to Move Beyond Moore’s Law WP-01125-1.1 White Paper In addition to processing techniques, FPGA innovations allow Altera to move beyond Moore’s Law to meet higher bandwidth requirements while meeting cost and power budgets. Altera’s Stratix V FPGAs provide breakthrough bandwidth via 28-Gbps


    Original     		PDF WP-01125-1 28-Gbps ebcasts/all/wc-2010-introducing-stratix-v 28HP pcie gen3 10GBASE-KR class 10 up board Datasheet 2012 CPRI Multi Rate datasheets of optical fpgas germanium power devices corporation germanium small signal power devices corporation pcie X1 edge connector pcie X8

    Optical SAS QSFP

    Abstract: CEI-6G-LR 28G-SR QSFP 32G CEI-11G QSFP QSFP CONNECTOR QSFP 25G ibis sata interlaken
    Text: White Paper Extending Transceiver Leadership at 28 nm High-speed serial protocols with increased data rates and expanded capabilities are addressing the demand for more network bandwidth. Efficiently supporting the subsequent increase in system bandwidth by attaining higher data


    Original     		PDF 28-Gbps Optical SAS QSFP CEI-6G-LR 28G-SR QSFP 32G CEI-11G QSFP QSFP CONNECTOR QSFP 25G ibis sata interlaken

    tcam

    Abstract: ternary content addressable memory 100GbE Altera Stratix V datasheets of optical fpgas 100g phy interlaken network processor receiver ber fec 100G 40GBASE-R 10Gbase-kr transmitter
    Text: Addressing 100-GbE Line-Card Design Challenges on 28-nm FPGAs WP-01128-1.1 White Paper As various standard bodies finalize their 100G standards for transport, Ethernet, and optical interfaces, FPGAs play a vital role for early adopters of technology who want


    Original     		PDF 100-GbE 28-nm WP-01128-1 40-GbE/100-GbE tcam ternary content addressable memory 100GbE Altera Stratix V datasheets of optical fpgas 100g phy interlaken network processor receiver ber fec 100G 40GBASE-R 10Gbase-kr transmitter

    Gate level simulation without timing

    Abstract: QII53025-10
    Text: 1. Simulating Designs with EDA Tools QII53025-10.0.0 This chapter provides guidelines to help you perform simulation for your Altera designs using EDA simulators and the Quartus® II NativeLink feature. Introduction The Quartus II software assists you in FPGA and ASIC designs, from RTL level to


    Original     		PDF QII53025-10 Gate level simulation without timing

    lpddr2

    Abstract: lpddr2 datasheet lpddr2 phy lpddr2 DQ calibration Datasheet LPDDR2 SDRAM DDR3L "Stratix IV" Package layout footprint HSUL-12 lpddr2 tutorial Verilog code of 1-bit full subtractor
    Text: Stratix V Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.0 Copyright 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words


    Original     		PDF 2010Altera lpddr2 lpddr2 datasheet lpddr2 phy lpddr2 DQ calibration Datasheet LPDDR2 SDRAM DDR3L "Stratix IV" Package layout footprint HSUL-12 lpddr2 tutorial Verilog code of 1-bit full subtractor

    Untitled

    Abstract: No abstract text available
    Text: DSP Development Kit, Stratix V Edition User Guide DSP Development Kit, Stratix V Edition User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01119-1.1 Feedback Subscribe 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos


    Original     		PDF UG-01119-1

    Untitled

    Abstract: No abstract text available
    Text: 100G Development Kit, Stratix V GX Edition User Guide 100G Development Kit, Stratix V GX Edition User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01111-1.1 Feedback Subscribe 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos


    Original     		PDF UG-01111-1

    KF35-F1152

    Abstract: 5SGX receiver altLVDS vhdl code scrambler epcq "switch power supply" handbook CD 76 13 CP
    Text: Stratix V Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com SV5V1-1.7 12.0 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: Using the Design Security Features in Altera FPGAs 2013.06.19 AN-556 Feedback Subscribe This application note describes how you can use the design security features in Altera 40- and 28-nm FPGAs to protect your designs against unauthorized copying, reverse engineering, and tampering of your


    Original     		PDF AN-556 28-nm 40-nm" 28-nm"

    vsim-3043

    Abstract: vsim 3043 ModelSim QII53001-10 QII53001 220pack
    Text: 2. Mentor Graphics ModelSim/ QuestaSim Support QII53001-10.0.0 This chapter provides detailed instructions about how to simulate your design in the ModelSim-Altera software, Mentor Graphics® ModelSim software, and Mentor Graphics QuestaSim software. An Altera Quartus® II software subscription includes the ModelSim-Altera Starter


    Original     		PDF QII53001-10 vsim-3043 vsim 3043 ModelSim QII53001 220pack

    Untitled

    Abstract: No abstract text available
    Text: Transceiver Signal Integrity Development Kit, Stratix V GT Edition User Guide Transceiver Signal Integrity Development Kit, Stratix V GT Edition User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01114-1.1 Feedback Subscribe 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos


    Original     		PDF UG-01114-1

    altera board

    Abstract: No abstract text available
    Text: Stratix V GX FPGA Development Kit User Guide Stratix V GX FPGA Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01103-1.3 Feedback Subscribe 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos


    Original     		PDF UG-01103-1 altera board

    hf1932

    Abstract: HSUL-12 DDR3U DIODE CQ 618 lvds cable 20 pins rf1517 UniPHY lpddr2 SSTL-135
    Text: Section II. I/O Interfaces This section provides information about Stratix V device I/O features, external memory interfaces, and high-speed differential interfaces with dynamic phase alignment DPA . This section includes the following chapters: • Chapter 5, I/O Features in Stratix V Devices


    Original     		PDF

    OTN SWITCH

    Abstract: OC192 muxponder stratixv
    Text: Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs WP-01137-1.0 White Paper The density of FPGAs has grown with each process node shrink. Compared to previous generations of FPGAs, the extra density, coupled with features such as


    Original     		PDF 28-nm WP-01137-1 100G-Optical OTN SWITCH OC192 muxponder stratixv

    RAM SEU

    Abstract: AN357 M20K engine injection controller altera MTBF Altera Stratix V Altera 28nm Device
    Text: Enhancing Robust SEU Mitigation with 28-nm FPGAs WP-01135-1.0 White Paper Systems designed with FPGAs benefit from significant improvements over ASICS, such as rapid-process technology scaling and design innovation, which permit the use of FPGAs in high-availability, high-reliability, and safety-critical systems. However, along with


    Original     		PDF 28-nm WP-01135-1 com/literature/an/an357 RAM SEU AN357 M20K engine injection controller altera MTBF Altera Stratix V Altera 28nm Device

    vhdl code for uart EP2C35F672C6

    Abstract: SAT. FINDER KIT SHARP COF st zo 607 ma gx 711 UART using VHDL EPE PIC TUTORIAL circuit diagram of 8-1 multiplexer design logic FSM VHDL verilog code voltage regulator N 341 AB
    Text: Quartus II Handbook Version 10.0 Volume 1: Design and Synthesis 101 Innovation Drive San Jose, CA 95134 www.altera.com QII5V1-10.0.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF QII5V1-10 vhdl code for uart EP2C35F672C6 SAT. FINDER KIT SHARP COF st zo 607 ma gx 711 UART using VHDL EPE PIC TUTORIAL circuit diagram of 8-1 multiplexer design logic FSM VHDL verilog code voltage regulator N 341 AB

    lpddr2 datasheet

    Abstract: lpddr2 QSFP optical active cable D-type Connector 25 Pin UniPHY lpddr2 CCPD 33 CB 100MHz lpddr2 spec tsmc 28nm standard io library lpddr2 phy lpddr2 DQ calibration
    Text: Stratix V Device Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Date: 10.0 July 2010 Copyright © 2010Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words


    Original     		PDF 2010Altera lpddr2 datasheet lpddr2 QSFP optical active cable D-type Connector 25 Pin UniPHY lpddr2 CCPD 33 CB 100MHz lpddr2 spec tsmc 28nm standard io library lpddr2 phy lpddr2 DQ calibration

    ROADM

    Abstract: Altera Stratix V muxponder 2.5G DWDm OC192
    Text: White Paper Enabling 100-Gbit OTN Muxponder Solutions on 28-nm FPGAs The rapid growth in bandwidth required to support video and broadband wireless is straining communication networks. The current 10-Gbit OTN infrastructure is facing bandwidth exhaustion as the channels approach their


    Original     		PDF 100-Gbit 28-nm 10-Gbit 10-Gbit-based ROADM Altera Stratix V muxponder 2.5G DWDm OC192

    UniPHY

    Abstract: UniPHY ddr3 sdram DDR SDRAM Controller look-ahead ddr2 uniphy DDR3 phy
    Text: Boosting System Performance with External Memory Solutions WP-01134-1.0 White Paper Altera has designed all of the components of its external memory solutions to work together to achieve the efficient, high-performance outcome that today’s applications demand. All pieces of


    Original     		PDF WP-01134-1 com/literature/an/an431 UniPHY UniPHY ddr3 sdram DDR SDRAM Controller look-ahead ddr2 uniphy DDR3 phy

    system verilog

    Abstract: Gate level simulation 220pack lpm compile STRATIX QII53023-10
    Text: 5. Aldec Active-HDL and Riviera-PRO Support QII53023-10.0.0 This chapter describes how to use the Active-HDL and Riviera-PRO software to simulate designs that target Altera FPGAs. This chapter provides step-by-step instructions about how to perform functional simulations, post-synthesis simulations,


    Original     		PDF QII53023-10 system verilog Gate level simulation 220pack lpm compile STRATIX