ZZ28 Search Results

ZZ28 Price and Stock

Filter by Manufacturer


Oring Uszczelnienia Techniczne ZZ28X38X7/10N Wiipers ZZ; NBR caoutchouc; Øout: 38mm; -30÷100°C; single; H1: 7mm
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
TME	ZZ28X38X7/10N		5		5	1 - 10 $0.471 100 $0.425 1000 $0.378 10000 $0.378	Buy Now
Oring Uszczelnienia Techniczne ZZ28X36X5/7N Wiipers ZZ; NBR caoutchouc; Øout: 36mm; -30÷100°C; single; H1: 5mm
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
TME	ZZ28X36X5/7N				5	1 - 10 $0.707 100 $0.636 1000 $0.565 10000 $0.565	Get Quote
VENKEL LTD MELFC0204-ZZ-2872BT MELF Coated Thin Film CR;0204;2/5W;�15PPM;28.7K;�0.1%
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Venkel Ltd.	MELFC0204-ZZ-2872BT	Reel		6 Weeks, 3 Days	3,000	1 - 10 - 100 - 1000 - 10000 -	Buy Now
VENKEL LTD MELFC0204-ZZ-28R0DT MELF Coated Thin Film CR;0204;2/5W;�15PPM;28R;�0.5%
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Venkel Ltd.	MELFC0204-ZZ-28R0DT	Reel		6 Weeks, 3 Days	3,000	1 - 10 - 100 - 1000 - 10000 -	Buy Now
VENKEL LTD MELFC0204-ZZ-2870BT MELF Coated Thin Film CR;0204;2/5W;�15PPM;287R;�0.1%
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Venkel Ltd.	MELFC0204-ZZ-2870BT	Reel		6 Weeks, 3 Days	3,000	1 - 10 - 100 - 1000 - 10000 -	Buy Now

Find more ZZ28 price and stock on Findchips.com

ZZ28 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
Untitled Abstract: No abstract text available Text: CY24272 Rambus XDR Clock Generator with Zero SDA Hold Time Rambus‚ XDR™ Clock Generator with Zero SDA Hold Time Features • Table 1. Device Comparison Meets Rambus Extended Data Rate XDR™ clocking requirements ■ 25 ps typical cycle-to-cycle jitter	Original	CY24272 28-pin CY24271 CY24272	PDF
CY28400OXC-2 Abstract: CY28400OXC-2T CY28400ZXC-2 CK409 CK410 CY28400-2 Text: CY28400-2 100 MHz Differential Buffer for PCI Express and SATA Features • SMBus Block/Byte/Word Read and Write support • 3.3V operation • CK409 and CK410 companion buffer • PLL Bypass-configurable • Four differential 0.7V clock output pairs • OE_INV input for inverting OE, PWRDWN, and	Original	CY28400-2 CK409 CK410 28-pin CY28400-2 CY28400OXC-2 CY28400OXC-2T CY28400ZXC-2	PDF
CY2SSTV855 Abstract: CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855 CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT	PDF
Untitled Abstract: No abstract text available Text: W40S11-02 SDRAM Buffer - 2 DIMM Mobile Features Key Specifications • Ten skew-controlled CMOS outputs (SDRAM0:9) Supply Voltages: . VDD = 3.3V±5% • Supports two SDRAM DIMMs Operating Temperature:. 0°C to +70°C	Original	W40S11-02 133-MHz 28-pin, 209-mil	PDF
CK409 Abstract: CK410 CY28400-2 CY28400OXC-2 CY28400OXC-2T CY28400ZXC-2 Text: CY28400-2 100 MHz Differential Buffer for PCI Express and SATA Features • SMBus Block/Byte/Word Read and Write support • 3.3V operation • CK409 and CK410 companion buffer • PLL Bypass-configurable • Four differential 0.7V clock output pairs • OE_INV input for inverting OE, PWRDWN, and	Original	CY28400-2 CK409 CK410 28-pin CY28400-2 CY28400OXC-2 CY28400OXC-2T CY28400ZXC-2	PDF
CY2SSTV855ZXCT Abstract: CY2SSTV855 CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855 CY2SSTV855ZXCT CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT	PDF
DA 106962 Abstract: IMIC9531CYT CYI9531 CYI9531OXCT C9531 IMIC9531CT IMIC9531CY CPU TSSOP IA2 dmg cpu 114504 Text: C9531 PCIX I/O System Clock Generator with EMI Control Features Features Table 1. Test Mode Logic Table[1] • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter Input Pins OE S1 Output Pins S0 CLK REF • Input clock frequency of 25 MHz to 33 MHz	Original	C9531 25-MHz IMIC9531CYT IMIC9531CTT DA 106962 CYI9531 CYI9531OXCT C9531 IMIC9531CT IMIC9531CY CPU TSSOP IA2 dmg cpu 114504	PDF
CY2SSTV855ZXCT Abstract: CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT CY2SSTV855 CY2SSTV855ZC Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855 CY2SSTV855ZXCT CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT CY2SSTV855ZC	PDF
Untitled Abstract: No abstract text available Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855	PDF
Untitled Abstract: No abstract text available Text: THIS SPEC IS OBSOLETE Spec No.: 001-42225 Spec Title: CY28517 PCI EXPRESS CLOCK GENERATOR Sunset Owner: Christopher Martin CXQ Replaced by: NONE CY28517 PCI Express Clock Generator Features • Selectable, Triangle, and Lexmark profiles ■ Four 100 MHz differential clocks	Original	CY28517 CY28517 28-pin 100MT 100MC	PDF
Untitled Abstract: No abstract text available Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855	PDF
CYI9531 Abstract: CYI9531OXCT IMIC9531CY IMIC9531CYT C9531 IMIC9531CT Text: C9531 PCIX I/O System Clock Generator with EMI Control Features Table 1. Test Mode Logic Table[1] Features Input Pins • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter OE Output Pins S1 S0 CLK REF • Input clock frequency of 25 MHz to 33 MHz	Original	C9531 CYI9531 CYI9531OXCT IMIC9531CY IMIC9531CYT C9531 IMIC9531CT	PDF
IMIC9531CYT Abstract: ZZ28 Text: C9531 PCIX I/O System Clock Generator with EMI Control Features Table 1. Test Mode Logic Table[1] Features Input Pins • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter OE Output Pins S1 S0 CLK REF • Input clock frequency of 25 MHz to 33 MHz	Original	C9531 28-pin IMIC9531CYT ZZ28	PDF
ILB1206 Abstract: W40S11 W40S11-02 W40S11-23 Text: W40S11-02 SDRAM Buffer - 2 DIMM Mobile Features Key Specifications • Ten skew-controlled CMOS outputs (SDRAM0:9) Supply Voltages: . VDD = 3.3V±5% • Supports two SDRAM DIMMs Operating Temperature:. 0°C to +70°C	Original	W40S11-02 ILB1206 W40S11 W40S11-02 W40S11-23	PDF

Untitled Abstract: No abstract text available Text: CY28400-2 100 MHz Differential Buffer for PCI Express and SATA Features • SMBus Block/Byte/Word Read and Write support • 3.3V operation • CK409 and CK410 companion buffer • PLL Bypass-configurable • Four differential 0.7V clock output pairs • OE_INV input for inverting OE, PWRDWN, and	Original	CY28400-2 CK409 CK410 28-pin CY28400-2	PDF
CY2SSTV855ZXCT Abstract: CY2SSTV855 CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855 CY2SSTV855ZXCT CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT	PDF
CY28400-2 Abstract: CK409 CK410 CY28400OXC-2 CY28400OXC-2T CY28400ZXC-2 Text: CY28400-2 100-MHz Differential Buffer for PCI Express and SATA Features • SMBus Block/Byte/Word Read and Write support • 3.3V operation • CK409 and CK410 companion buffer • PLL Bypass-configurable • Four differential 0.7V clock output pairs • OE_INV input for inverting OE, PWRDWN, and	Original	CY28400-2 100-MHz CK409 CK410 28-pin CY28400-2 CY28400OXC-2 CY28400OXC-2T CY28400ZXC-2	PDF
CY2SSTV855ZXCT Abstract: CY2SSTV855 CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855 CY2SSTV855ZXCT CY2SSTV855ZC CY2SSTV855ZCT CY2SSTV855ZI CY2SSTV855ZIT CY2SSTV855ZXI CY2SSTV855ZXIT	PDF
Untitled Abstract: No abstract text available Text: CY2SSTV855 Differential Clock Buffer/Driver Features Functional Description • Phase-locked loop PLL clock distribution for Double Data Rate Synchronous DRAM applications • 1:5 differential outputs • External feedback pins (FBINT, FBINC) are used to	Original	CY2SSTV855 28-pin CY2SSTV855	PDF
27m21 Abstract: CY28517 VSS100 DB-25M RoHS VSS-100 Text: CY28517 PCI Express Clock Generator Features • Four 100 MHz differential clocks ■ 48 MHz clock ■ Two 25 MHz clocks ■ 27 MHz Reference Clock ■ OE control per clock output ■ ■ Selectable, Triangle, and Lexmark profiles ■ SMbus support with readback capabilities	Original	CY28517 28-pin 100MT 100MC 198pplication 27m21 CY28517 VSS100 DB-25M RoHS VSS-100	PDF
CK409 Abstract: CK410 CY28400-2 CY28400OXC-2 CY28400OXC-2T CY28400ZXC-2 Text: CY28400-2 100-MHz Differential Buffer for PCI Express and SATA Features • SMBus Block/Byte/Word Read and Write support • 3.3V operation • CK409 and CK410 companion buffer • PLL Bypass-configurable • Four differential 0.7V clock output pairs • OE_INV input for inverting OE, PWRDWN, and	Original	CY28400-2 100-MHz CK409 CK410 28-pin CY28400-2 CY28400OXC-2 CY28400OXC-2T CY28400ZXC-2	PDF
DA 106962 Abstract: C9531 IMIC9531CT IMIC9531CY IMIC9531CYT CYI9531 Text: C9531 PCIX I/O System Clock Generator with EMI Control Features Features Table 1. Test Mode Logic Table[1] • Dedicated clock buffer power pins for reduced noise, crosstalk and jitter Input Pins OE S1 Output Pins S0 CLK REF • Input clock frequency of 25 MHz to 33 MHz	Original	C9531 25-MHz IMIC9531CYT IMIC9531CTT DA 106962 C9531 IMIC9531CT IMIC9531CY CYI9531	PDF
1990- 2335 optocoupler Abstract: philips 3139 147 tv tuner TDA6101Q equivalent TDA3827 tda6100 ofw g 3201 ica v94 display OFW G 3352 BB515 pj 2309 smd diode Text: Philips S em iconductors S em ico n d u cto rs fo r Television and V id eo S ystem s Contents PART A page SELECTION GUIDE Functional index 5 Numerical index 17 Maintainance list 27 GENERAL Quality 31 Pro Electron type numbering system for Discrete Semiconductors	OCR Scan	BA481 SAA7197 SAA7199B TDA4680 TDA4685 pA733C LCD01 1990- 2335 optocoupler philips 3139 147 tv tuner TDA6101Q equivalent TDA3827 tda6100 ofw g 3201 ica v94 display OFW G 3352 BB515 pj 2309 smd diode	PDF
vl86c020 Abstract: No abstract text available Text: V L S I TECHNOLOGY INC 1ÔE D • 1300347 0005016 T ■ Ji'i«-Í7-Í2. VLSI T ech n o lo g y , in c . VL86C020 32-BIT RISC MICROPROCESSOR WITH CACHE MEMORY FEATURES DESCRIPTION • On-chip 4 Kbyte 1K x 32 bits cache memory The VL86C020 Acorn RISC Machine	OCR Scan	VL86C020 32-BIT VL86C020 32-bit AI203 0Q05012 160-PIN H-006	PDF

Privacy Settings

ZZ28 Search Results

ZZ28 Price and Stock

Oring Uszczelnienia Techniczne ZZ28X38X7/10N

Oring Uszczelnienia Techniczne ZZ28X36X5/7N

VENKEL LTD MELFC0204-ZZ-2872BT

VENKEL LTD MELFC0204-ZZ-28R0DT

VENKEL LTD MELFC0204-ZZ-2870BT

ZZ28 Datasheets Context Search

Untitled

CY28400OXC-2

CY2SSTV855

Untitled

CK409

CY2SSTV855ZXCT

DA 106962

CY2SSTV855ZXCT

Untitled

Untitled

Untitled

CYI9531

IMIC9531CYT

ILB1206

Untitled

CY2SSTV855ZXCT

CY28400-2

CY2SSTV855ZXCT

Untitled

27m21

CK409

DA 106962

1990- 2335 optocoupler

vl86c020